

Experiment Name: Implementation of
synchronous counter (Any sequence).

Roll: 1710776121

Session: 2016-17

Course: CSE-2112


Date: 13-03-2018

Experiment: Implementation of Synchronous counter (Any sequence).

Theory: Synchronous counter is a register where we use same clock pulse to all flip flop. As this counter get clock same time so all flip flop work at a time. To design a n -bit synchronous counter we need n numbers of flip flop.

Instruments: wire, bread-board, power source
J-K flip-flop, AND gate.

Circuit:



Truth Table:

Present state			Next state			State of JK FF					
Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_2	K_2	J_1	K_1	J_0	K_0
0	0	0	0	1	1	0	1	1	1	1	1
0	0	1	0	1	0	0	1	1	1	1	1
0	1	0	1	0	0	1	1	1	1	0	1
0	1	1	0	0	1	0	1	1	1	1	0
1	0	0	1	1	1	1	0	1	1	1	1
1	0	1	1	1	0	1	0	1	1	1	1
1	1	0	0	0	0	1	1	1	1	0	1
1	1	1	1	0	1	1	0	1	1	1	0

Sequence:

0, 3, 1, 2, 4, 7, 5, 6

Table for JK Flip-Flop:

Q	Q^+	J	K
0	0	0	1
0	1	1	1
1	0	1	0
1	1	1	0

k-map from truth table:

J_2

$Q_2 Q_1 \backslash Q_0$	0	1
00	0	0
01	1	0
11	x	x
10	x	x

$$J_2 = Q_1 \bar{Q}_0$$

J_1

$Q_2 Q_1 \backslash Q_0$	0	1
00	1	1
01	x	x
11	x	x
10	1	1

$$J_1 = 1$$

J_0

$Q_2 Q_1 \backslash Q_0$	0	1
00	1	x
01	0	x
11	0	x
10	1	x

$$J_0 = \bar{Q}_1$$

k_2

$Q_2 Q_1 \backslash Q_0$	0	1
00	x	x
01	x	x
11	1	0
10	0	0

$$k_2 = Q_1 \bar{Q}_0$$

k_1

$Q_2 Q_1 \backslash Q_0$	0	1
00	x	x
01	1	1
11	1	1
10	x	x

$$k_1 = 1$$

k_0

$Q_2 Q_1 \backslash Q_0$	0	1
00	x	1
01	x	0
11	x	0
10	x	1

$$k_0 = \bar{Q}_1$$

Result and Discussion: From the circuit we have designed the result we got is similar to the sequence we have taken to implement. All of our results are valid. So the truth table, K-map, Expression and circuit are right.

Pre-caution:

1. Connect the circuit when design is completed.
2. Please check the circuit before connecting
3. Wear shoes in the lab.
4. After finishing experiment power off the power source.