
M Service Control loss

* what is sequential logic circuit !

Ans: Sequential logic circuit: The present output depends not only on the present input but also on the previous logic states of the output are called sequential logic circuit. It consists of a combinational logic circuit and one memory element. It has teedback system.

Example of sequential logic circuit are SR, JK, D and T Flip Flop.



Block diagream of sequential logic circuit

what is Flip Flop? Wrute the application of Flip Flop.

Ans: Flip Flop: The memory elements used in clocked sequential circuits are called Flip Flop. It has two outputs, one for the normal value and one for the complement value of the bit

The application of Flip Flop are given below:

- D Used forz data storage
- ii) ,, ,, treansfere
- iii) " " Inequency division
- iv) " 17 Hiptlop synchronization
- D. 19 in counting circuits.

* What is synchronous and asynchronous logic circuit?

Differentiate between them.

Ans: Synchronous: Circuit: A synchronous execut is a Ans: Synchronous: Circuit: A synchronous execut is a sequential logic execut which behavious ear be defined sequential logic execut which behavious ear be defined sequential logic execut which behavious ear be defined than the knowledge of its signal at discrete instants of time.

Asynchronous eincuit: A asynchronous circuit is a sequential eincuit which behaviour ear be defined from the knowledge. eincuit which behaviour ear be affected at any instant of time. of its signals change and can be affected at any instant of time.

The difference between synchrconous and asynochrconous circuit one given below:—.

are given below:	
Synocronous circuit	Asynocronous. circuit.
1. Definition:	1. Definition:
2. It builts to operate at a elocked reate	2. It builts to operate without clocking.
3. It is also known as clocked sequential circcuit	3. It is also known as unclocked sequential circult.
4.It can not regarded as a combinational logic circuit with feedback.	eombinational logic eincuit with feedback.
s. For example: Magnetic tape	5. For example: Touch tone telephone system.
The Market of the Control of the Con	,

* Wreite the classification of Flip Flop. Ans: There are four types of thip Hops. They are

i) SR Flip Flop

11) JK " "

W) T n. n.

of July thip flop Is used in sequential circuit? Ans: Flip Hop is used in sequential circuit because it has clock pulse (cp) which gives the priesent state output and next state output. Also it pereforems data transfere, data storage frequency division and counting circuits. * Some important destruction *

State table: The time sequence of inputs, outputs and Flip Flop States may be represented in a stake table. It consists of three section labeled i.e. procesent state, next state and output. It is also known as treansition table.

State diagram: The information in a state table may be represented graphically in a state diagram. In this diagram, a state is represented by a circle. It provides the same information as the state table and often used as the initial derign specification of a sequential circuit.

State equation: A state equation is an algebraic expression that specifies the conditions for a F-F state transition. The left side of the equation denotes the next state of a flip flop and the right side a boolean function.

characteristics table: characteristics table is one kind of Logical table which is useful for analysis and defining the operation of Flip Flop.

Excitation table: Excitation table is one kind of logical table

Excitation table: Excitation table is one kind of logical table

That Lists the required inputs for a given changes of states.

That Lists the required inputs of a given changes of states.

The consists of two enforms endumes Q(t) and Q(t+1) and Q(t+1) and Q(t) and Q(t+1) and Q(t) are consists of two enforces to show how the required transition is achived.


regative. The positive transition is defined as the positive redge and the megative transition as the megative edge.

Positive Pulse Negative pulse

Positive Negative Negative Positive edge edge

Fig: Definition of clock Pulse (CP)

Pescribe the operation of clocked RS slip flop with suitable logic diagram, characteristics table and equations. [V.V.t] Ans: Clocked RS Flip Flop: 9t consists of basic NOR F-F and two AND gates. It has clock pulse system.



operation:

i) & is present binary state of the F-F-

i) a(+1) is the state of the F-F after the occurrance of a clock pulse.

iii) In the set state s=1, R=0 and cP=1.

iv) In the clean state S= 0, R=1 and cP=.1

Will when the CP is removed, the state of the F-F


is indeterminate.

20) When cp = 0, regardless of the value s and R inputs.

GVI) when CP = 1, the value s and R inputs is allowed to treach the basic F-F

*Describe the operation of JKFF with switche And equation.
logic diagram, characteristics table and equation.

Ans: JK Flip Flop: A JKFF is a refinement of the RSFF
in that the indeterminate state of the RS type is defined in the JK type.




operation: The JK F-F like as RS F-F except when both J and K are equal to 1. When J=1, K=1 and Q=0 then Q(t+1)=1

Again when J=1, K=1 and Q=1 the Q(t+1)=0

* Describe the operation of DF-F with suitable logic diagram, characteristics table and equation.

Ans: D-Flip flop: It is basically an RS F-F with an inverter in the R input.



operation: NAND gates I and 2 form a basic F-F and gates

3 and 4 modify it into a clocked RS F-F. Gate 5 complement
of input.

when .cp = 0, then gate 3 and 4 have a 1. the output gates 3 goes to 0.

Again CP = 1 and D = 1, the F-F is switched to set state.

The output date-4 goes to 1,

The D=0, ~ the F-F is switched to clear state.

Logic diagram. charcacteristics-table and equation.

Logic diagram. charcacteristics-table and equation.

Ans: TFLip Flop: It is a single input version of the

Ars: TFLip Flop: It is a single input version of the


JK F-F which obtained from a JK type if both inputs

JK F-F which obtained from a JK type if both inputs

are tied togethere. The designation T comes from the

are tied togethere to 'toggle' on 'change state'

ability of the FF to 'toggle' on 'change state'



Hand I was	1
Complete	diagream
Gircapiuc	9.0

	All Carlos		
1	Q	7	a(++1)
	0	0	0
	0	1	1
	1	0	1
	1	1	0

Characteristics table

1		- diaci-	
RT	0	1	
0		11	
1	1		-
		in	1
	1	1	

a(++) = a'T + aT'
Characteristy equation

That the Flip Flop characteristic table and exicut excitation table for SR, JK, D and T Flip Flop.

Ans:

Chanacteristic Table

Excitation Table

	S	R	Q(++1)		16
	0	0	Q(4)		-
	0	1	0		
	1	0	1	>	
-	1	1	2		
100		-	1		

Q(F)	Q(++1)	S	R
0.	0	0.	×
0	1	1	0
1	0	0	1
1	1	×	0

-	-	1 .
7	K	Q(+1)
0	0	Q(t).
0	-1	0
1.1	.0	1
1	1	0(4)

Q(+)	Q(++1)	7	K	
0	. 0	0	× .	
0	1	1	×	
1	0	X	1	
1	1	×	0	1
				1

D	B. (L-HD)	
0	0	
1	1	

C(+)	0(++1)	D
0 .	0	0
O	7	1
1	0	0
1	1	1

T	all+s)
0	B(+)
1	6(4)

0(4)	Q(++)D	17
0	0	0
0	1	111
1	0	0:1
1 1	1	0

Ans: Master slave Flip Flop: A MS FT is construted from two seperate F-Fs. One as a master and another as a slave and the overall circuit is called M-S F.F.

Ans: SRMS FF: RSMS F-F consists of a master flip flop, a slave flip flop and an inverter. The logic diagram of RSMSFF are shown in Fig-Q.




Fig-@: Logic diagram of RSMS FF.

operation: When cp = 0, the output of the inverter is 1.

In this case, moster F. F is disabled and it is isolated from slave F.F and the slave F.F is enabled and the output

Again, when cP = 1, the output of the inventor is 0. In this ease, Master FF is enabled and the slave FF is disabled this ease, Master FF is enabled as cP = 1.

The timing relationships are shown in Fig. .

S FING

Explain the operation of msJKFF with switchble logic diagram.

Ans: MsJKFF: The master slave JK Flip Flip constructed with NAND gates is shown in Fig. 9. It consists of two F.F; gates I through 4 forcm the master F.F and gates 9-through 8 form the slave F.F.




Fig-@: Logic diagram of MSJKFF.

Operation: The slave F-F is a clocked RS type. When the clock is 0, the output of gate 9 is 1. So that the output B=Y and B=Y. When CP = 1, the Master F-F is affected and may switch states. The slave FF is isolated as long as the clock is at the 1 level.

Again when CP = 0, the Master FF is isolated from the Jandk inputs and the slave FF goes to the state as the master F-F. inputs and the slave FF goes to the state as the master F-F.

* what is convertere? What is Analog to Digital Converter-Digital to Analog converter?

Ans: Conventer: A conventer is a machine / Priogram which converts one signal to another signal.

Analog to Digital conventer: The process of convension of a analog signal to digital signal is ealled A-to-D conventere. Digital to Analog Conventers: The process of converssion of a digital signal to analog signal is called D-to-A conventer.

* Explain the classification of A-to-D conventer.

Ans: To Some Ans: Kinds of A-to-D conventen are given below:

1) Panallel-Companator A-to-D conventer

ii) Counting

A- -10 - D

iii) Dual shope A-to-D

- iv) Successive Approximation A-to-D ",
- V) Using Voltage to Time Conversion
- vi). 1) Voltage to Frequency

* Explain the classification of D-to-A convert

Ans: Kinds of B-to-A converter are given below:

1) Weighted Resistor D- to-A converter

11) R-2R Ladden D-to-A

* Write the application of A/D and D/A conventer Ans: The application of A to D conventer:

DA-to-D converter are used together with different transducers to convert physical sence and measurement such as temperature, pressure, speed, sound, vibration, picture etc in digital signal for furdher processing by microprocessor.

ii) Some examples of A-to-D converter usage are digital volt meters, cell phone, theremocouples and digital oscilloscope.

The application of D to A conventer: -

- 1) Digital audio CD/MP3 players, HD readio, Digital telephones
- ii) 11 Video DVD player, DTV, computer displays.
- (ii) Industrial Control system: Motor. control, valves, transducen excitation.
- iv) Waveform function generation, test equipment
- 1) Built in self text, calibration/tuning in embedded systems.

*Explain the operation of Digital to Analog (D/A) convertere.

Ans: Operation of D/A convertere: The prescess of conversion of a digital signal into analog signal is called D/A convertere.


In D/A convertere, the possible number of digital signal is fixed.

For example, in a 4-bit D/A convertere, there are 24=16

possible inputs.

The equation for analog output voltage (Vo) or current(Io) of an n-bit binary D/A converter is

The block diagram of D/A conventer are given below:



Fight Block diagram of D/A converter

The analog output voltage (6) on current(I0) for 4-bit D/A converter are shown in table-1.

4-bit D/A convertere Table-1	arre shown in the
Digital Input	Analog output

		laore			
Digita	d Inpi	et		Analog output	
63	62	61	bo		
000000011111111111	00001111000011111	0 0 1 1 0 0 1 1 0 0	0 1 0 1 0 1 0	0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	1 日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日本の日

*Explain the operation of Analog to Digital (AID) conventere. Ans: Operation of A/D converter: The process of convertion of an analog signal into digital signal is called A/D convertere. In an A/D conventere. The input analog voltage can have any value


consider an analog voltage in the range of o to V and a 3-bit digital output any voltage in this reampe.

Let us, divide the hole range of analog voltage in an intowals (3-bit output) of the size s= 1/8

The digital output voltage fore A/D convertere aree shown in Table-1.

nalog voltage Equivalent-digital value			
V			
76~	111		
6/8 V	770		
	101		
5/8	100		
3/8~	011		
5/8×	010		
1/8/	001		
7/8"	000		

The block diagram and Waveforems fore A/D conventer arce given below:-






Fig. Waveforem of counting A/D converctere