
Diode logie (DL) gate: DL for AND gate. (1) When both inputs are high (logic-1) A -Kthen diodes D1 & D2 are off. As a B-K- of the will not result no everent flows through the registers and there will not result. be any voltage drops across the rusishon. Here the output vollage will be +5 volt (hgic-1). The Diodes D, & D2 on / D, BON / Dirett / Truspectively, and acts

Or a Shoret cincuits. Here the output voltage Will be

O rolt (legic-o). DL for OR Fate; 0+0=0 10-5: O AND OF CMP - Diode - Reverse Bia / (i) OR OR (HA) Diede-Formand Dias



# Register-Transistor Logic gote (RTL):

It eonsists of a common-emitter stage Bo- R3 R12 Nout with a base rusister Connercted between the base and the input voltage some. figo; RTL NOR gate.

#### Wanking Principles:

O If all the imputs one low (logico), the transistor is ent off. The pull down resistors Re biases the transistor to the appropriate on-off threshold. Then the ordered Vont = 05 Volt (logic-1)

1) If A=1 and B=1 / the Regisfer Ry, R5 take Voltage and the transister turned of on, i.e. the base take the voltage and transists is saturated


(iii) A=0,B=1/A=1,B=0 -> Transisfor on, Vout = 0.


Advantages: (1) It used a minimum number of transistory.


limitations: @ Its high Power ListiBtion when the mansiston is turned switched on by cornerst flowing in the collector and base resistors.

### RTL NAND Gales

A	B	AND	NAND
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0










on. The ordered is pulled low through the on resistance of as and

in series to ground.









when	Enable	low	7	enble	(

-910		outro
on	ION	0
077	of t	1
	017	of t oft





1 Its speed is low. 11 Its speed is high



# FACULTY OF ENGINEERING

Class Test

Total Marks

11	
11	
11	
1	

Signature of Invigilator

Roll Number/Student ID 19	J
Course Code	
Exam. Date	***************************************

RUP-40,000/C.S. 413/Date: 15.10.2016

Question.

MOSFET NAND gate cinemit

The NAND gate shown in Figo: uses transistors in suries. Inguts A and O must both be high for all triangistons to conducts and cause the output to go low

If either input is low to the corresponding transistor is turned off and the output is


· high.

MOSFET HATTON NOR gate cincuits Question:

Figo: uses transistors in Parallel.

Off either input is high, the cornerponding transistors codvets and the output is low.

10 If all inputs are low, the corresponding fall transistory are off and the outent is thigh.



Figa: Mos

NAN

18:5: MINEST OF COMPO Rembridges to Follow;

- The n-channel MOS conducts, when its gate to sounce voltage is he
- 1) The p-channel Mos conducts, when its gate to sounce voltage is negative
- (iii) Eithen type of Levice is turned off its gate to sounce voltage is zero.
- NOR, NOT/ FINVERTER 1 00 PM CMOS, CMOS NAND, NOR, Inventer tristate cmos.

# Ousfins. Difference between ECL & TTL: (1) Emitten coupled logic cincuits are is fuster than TTL 1 ECL has more power than TTL. 1 EEL has less moise mangin than TIL. Define: 1 Curvent sinking: The action of a logic circuit which it accepts everunt into its output from load. (ii) Current Sourcing: The action of a logic circuit which it sends current from its output faiter. On Noise Immunity: the ability of a logic cincuit to reg? (iv) Noise Mongin: The difference between the maximum low output of a gate and the maximum acceptable to input of an equivalent Jote; also the difference but the minimum high output of a gate and the min. high sutral input of an equivalent gate. Power Dissiption: the product of the de suppy voltage the de supply current in an electronic circuit

Propagation Delay Time: the time interval between the occurance of an input transition and the occurance of the corresponding output transition in a logic cincult.

(Ti) Totem Pole: If type of output in TTL cinewits.


Viii) Tristate: A type of andput in logic circuits that exhibits three states: High, low and high Z (high impedent

2012 monks (F75) Question; Short

Short note on: ECL (Emitter-coupled lyric) einimit

- => Emitter-Coupled logic cincuit is a bipolar technology.

  The typical ECL frinewit Consists of a different amplifier input cincuit, a bias cincuit and emitter-follower outputs.
- The Ech is much forster than TTL, because the transistery donotes operate in saturation and is used in more speciallized high speed application.
- The this circuits, saturation is not possible. The lack of saturation rusuits in higher power consumption and limited voltage swing (less than 1 v) but it permits high frequency switchings.



characteristics of TTL. Operations of Open Col 83 Figo: Open Collector TTL Mo 013108

Class Test

Total Marks

Signature of Invigilator

Roll Number/Student ID No. ....

Course Code .....

Exam. Date ......

RUP-40,000/C.S. 413/Date: 15.10.2016

Question: Trustate-TTL Fate:

