


Q. Define & draw the binary parallel adder (full 4-bit adder).

Soln:-

Binary Parallel Adder:- A binary parallel adder is a digital function that produces the arithmetic sum of two binary numbers in parallel.

Drawing figure given below:



If consist of full adder connected in cascade with the output carry from one full adder connected to the input carry of the next full adder.

8. Design Bed to excess - 3 code convention.

Anki:

Code conversion/conversion: — A code converter is a circuit that converts one binary code to another, being both number systems.


BCD to excess-3 code conversion: — In BCD to code and excess-3 code, it must have four input variables and four output variables. Excess-3 code is formed by adding 3 with BCD code.

Truth-table :-

* Decoder:


A decoder is a combinational logic circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

Circuit Design:



Decoder is a combinational logic circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

Decoder is a combinational logic circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.



Decoder is a combinational logic circuit that converts binary information from n input lines to a maximum of 2^n unique output lines.

Application of Decoders

Decoders are used to analyze data structure to extract certain data code and given an output if the data is present. Decoders are used whenever an output or a group of outputs is to be activated only on the occurrence of a specific. The decoders were used in analog to digital conversion in analog decoders.

- (i) Including data demultiplexing;
- (ii) Seven segment displays.

* Encoder :- An encoder is a digital function that produces a reverse from that of a decoder.

Application of Encoder :-

Encoders are used to translate rotary or linear motion into a digital signal, encoders use with external electronics, such as counters, to accumulate data to determine position.

(PTO)→

8. Implement a full adder circuit with a decoder


and two OR gate.

Add:-

$$S(x,y,z) = \sum(1,2,4,7)$$

$$C(x,y,z) = \sum(3,5,6,7)$$

Full-adder:-



* ROM Design:-

32×08 bit
input
output = OR gate

decoder

2 to 4 bit

2048 bit ROM


$$512 \times 4 = 2^9$$

$$2^n = 2^9$$

$$(P.T.O) \rightarrow$$

in = 9
out = 512

Output = 2^n
= 2^5
 $= 32$
 $= 2^5$
 $= 32$




$$F_1(A_1, A_2) = \sum(1, 2, 3)$$

$$F_2(A_1, A_0) = \sum(0, 2)$$

Truth-table:

Input	Output	
A_1	A_0	F_1
0	0	0
0	1	1
1	0	1
1	1	0

skew no = 4 bits
1 bit
1 bit
1 bit
1 bit



Magnitude comparator:— A magnitude comparator is a combinational logic circuit that compare two binary number and determine their relative magnitude.

Block-diagram:




Fig: block-diagram of magnitude comparator.

Applications :-

- (i) process controllers,
- (ii) servo-motor control
- (iii) password verification and biometric application.

Q. Explain 1-bit magnitude comparator circuit?

Ans: —

1-bit comparator :— A comparison used to compare two-bit (2-bit) called a single bit comparator. It consist of two part (1-bit comparator).

input each of two single bit numbers and
three outputs to generate less than equal to,
greater than between two binary numbers

Truth-table: —


"Input"		"Output"		
A	B	$A > B$	$A = 0$	$A \leq B$
0	0	0	1	0
0	1	0	0	1
1	0	1	0	0
1	1	0	1	0

$$\begin{aligned} \text{i) } (A > B) &= AB' \\ \text{ii) } (A \leq B) &= A'B \\ \text{iii) } (A = B) &= A'B' + AB \\ &= \overline{(A \oplus B)} \end{aligned}$$

Above this is \oplus expression;

$$\begin{aligned} \text{L.H.S. } (A > B) + (A \leq B) &= AB' + A'B \\ ((A > B) + (A \leq B))' &= (AB')' \cdot (A'B)' \\ \text{using De Morgan's law} &\Rightarrow (AB')' \cdot (A'B)' - 1 \\ &= (A' + B) \cdot (A + B') \\ &= AA' + A'B' + AB + BB' \\ &= 0 + A'B' + AB + 0 \\ \text{Ans of L.R.U. operations} &\quad \text{0+ A'B'+ AB + 0 kid-1} \\ \text{Ans of L.R.U. operations} &\quad \text{kid - out 000} \\ \text{Ans of L.R.U. operations} &\quad \text{out to kid-0} \cdot \overline{(A \oplus B')} \\ \text{Ans of L.R.U. operations} &\quad \text{kid-1) so doing} \\ &= (A = B). \end{aligned}$$

circuit-design:-



Q. Explain 2-bit magnitude comparison?

Ans:-

* Chap: - "Registers" ..

(2) * Registers: - Register is a group of binary storage cells suitable for holding binary information. A group of flip-flop constitutes a register. Since each flip-flop is a binary cell capable of storing one bit of information.

2015
6.⑥

Shift-Register: - A register capable of shifting its binary information either to the right or to the left is called a shift register.

The logical configuration of a shift register consists of a chain of flip-flops connected in cascade, with the output of one flip-flop connected to the input of the next flip-flop. And a common clock pulse which causes the shift from one stage to the next.




Fig: Shift Register.

Cp

V.N.G
2019-25
5. (a)

Q. Design a 4 bit right shift register with parallel load of data / Design a 4 bit bidimensional right shift register with parallel load.

Ans:

Shift register can be used for converting serial data to parallel data and vice-versa.

A register capable of shifting both right and left is called bidimensional shift register. If the register has both shift and no-load parallel-load capabilities, it is called a shift register with parallel load.

If consist of 4 D flip-flops, 4 Mux, A clear control, A clock phase (CP), S1, S0 selection line, parallel left-shift, right-shift control and a parallel input and a output line.


- (i) A clear control to clear the register to '0'.
- (ii) A CP input for clock phases to synchronize all operation.
- (iii) A shift control to enable the shift right operation.

(P.T.O) →

(iv) A parallel load control to enable a parallel transfer and the n input lines associated with the parallel transfer.

(v) n parallel output lines.

(vi) A control state that leaves the information in the register unchanged even through clock phases are continuously applied.
"Parallel output"



Mode control register

S_1	S_0	Action
0	0	No change
0	1	Shift right parallel load
1	0	Shift left parallel load
1	1	Parallel load

2017
5.(b)

* counter :— counter is a digital device and output of the counter includes a predefined state based on the clock pulse applications. The output of the counter can be used to count the number of pulses.

Example —

Asynchronous counter, synchronous counter Asynchronous decade counter, synchronous Decade counter, Asynchronous Up-Down counter, Synchronous Up- Down counter.

List of application :—

- frequency counter.
- Digital clock.
- Analog to digital converter.

	(iv) With some changes in their design counter can be used as frequency divider circuit input frequency $1/2$.
	(v) We can design digital triangular wave generator by using counter.
Q. No. 8.	Define Asynchronous & synchronous counter.
	8. Distinguish between Asynchronous & synchronous counter.
Ans:-	
	"Asynchronous" "synchronous"
i) All flip-flop are not clocked simultaneously.	i) All flip-flop are clocked simultaneously.
ii) Output of first flip-flop drives the clock of the second flip-flop, the output of second drives the third and so on.	ii) There is no interconnection between an output of one flip-flop and clock of next flip-flop.
iii) The settling time of asynchronous counter is cumulative sum of individual flip-flops.	iii) The settling time of synchronous counter is equal to the highest settling time of flip-flops.

(iv) It is also known as a serial counter.	(iv) It is known as a parallel counter.
(v) Its design and implementation become tedious and complex as the number of states increases.	(v) Its design and implementation become tedious and complex as the number of states increases.
(vi) It is also in speed.	(vi) It is faster in speed.
<p style="text-align: center;"><u>Q. Advantage of synchronous counter over asynchronous counter.</u></p> <p><u>Ans. -</u></p> <p>(i) Asynchronous counters are serial counters and different flip-flop are triggered with different clock pulse while synchronous counters are parallel counter and all flip-flops are triggered with the same clock pulse.</p> <p>(ii) Asynchronous counters are slower in nature but synchronous counters are faster.</p>	

(iii) Only fixed number of count sequence is possible with asynchronous counter while any number of count sequence is possible with synchronous counter.

(iv) There are problems with decoding errors with asynchronous counter while there are no such problems with synchronous counter

→ Tocci - 362 page

② * MOD Number :

MOD Number is generally equal to the number of states that the counter goes through in each complete cycle before it re-cycles back to its starting state. MOD number can be increased by adding more to the counter.


$$\therefore \text{MOD Number} = 2^N \quad (N \text{ is number of FF})$$

Q17
5. (c)

Truth-table, logic diagram of a MOD-10 ripple counter


Timing diagram : —

(P.T.O) →



All β & k input assumed to be 1.

Fig :- MOD-16 Ripple counter.



Truth-table:—
$$\begin{array}{cccc} D & C & B & A \\ \hline \end{array}$$
 It is a MOD-10 counter.
So it can count 10 distinct values.

number and then going back to the starting state.

0 1 1 0 0 0 0 0
0 0 0 1 1 1 0 0
0 0 0 1 0 0 0 0
0 1 0 1 0 1 0 0
0 0 0 1 0 1 0 0
0 1 0 0 1 0 0 0
0 0 1 0 0 1 0 0
0 0 0 1 0 0 1 0

Explanation:

- (i) The clock pulses are applied only to the clock input of flip-flop A. Thus, flip-flop A will toggle (change to its opposite state) each time the clock pulses make a negative (HIGH to LOW) transition. Note that $J = K = 1$ for all FFs.
- (ii) The normal output of flip-flop acts as the CLK input for flip-flop B, and so flip-flop B will toggle each time the A output goes from 1 to 0. Similarly, flip-flop C will toggle when B goes from 1 to 0 and flip-flop D will toggle when C goes from 1 to 0.
- (iii) FF outputs D, C, B & A represent a 4-bit binary number D as the MSB. Let's assume that all FFs have been cleared to the 0 state. (clear inputs are not shown). The waveforms in figure - 1 show that a binary counting sequence from 0000 to 1001 is followed as clock

(P.T.O) \rightarrow

Pulses are continuously applied.

(iv) After the NOT to the Ten clock pulse has occurred, the counter PB are in the 1001 condition. On the Ten NOT, flip-flop A goes HIGH from 1 to 0, which causes flip-flop B to go from 0 to 1 and so on until the counter is in the 0000 state. The counter has gone recycled back to 0000. ON SET (11)




Fig 1. Modulo clock pulses.

* Binary Ripple counter / 4-bit Ripple counter :-

A binary Ripple counter consist of a series connections of complementing flip-flops (T or JK) with the output of each flip-flop connected to the CP input of the next higher order flip-flop. The flip-flop receives the least significant bit from the incoming count pulse.




Fig. 4-bit binary ripple counter.

Wah up many 2000 binary words in only
one clock of one digit at a time.
All the digits
will appear sequentially
probably with some time lag
. And obviously no two digits will all
come back to zero at the same time
but only after taking some time.

←(G.T.D)

* Negative Edge Triggered FF:

A falling is the high to low transition. It also known as the negative edge (1 to 0). When a circuit is falling edge-triggered, it becomes active when the clock signal goes from high to low and ignores the low to high transition.

* Positive Edge Triggered FF: —

A rising edge is the transition from low to high. It also named positive edge (0 to 1). When a circuit is rising edge-triggered, it becomes active when its clock signal goes from low to high and ignores the high to low transition.

* Level Triggered FF: —

In level triggered the circuit will become active when the gating on clock pulse is on a particular level. We can have a negative level triggering in which the circuit active when the clock signal is low on a positive level.

triggering in which the circuit is active when the clock signal is high.

* Excitation table: — An excitation table shows the minimum inputs that are necessary to generate a particular next state when the current state is known.

Current state	Next state	Required input
S	R	S
0	0	0
0	1	1
1	0	0
1	1	x

Fig. — E-table for SRFF.

$\alpha(n)$	$\beta(n)$	T	Operation
0	0	0	No change
0	1	1	complement
1	0	0	"
1	1	1	No change

Fig: E-table for JK FF.

$\alpha(n)$	D	Required input
S	R	S
0	x	0 (n)
1	0	0
1	1	1

Fig: E-table for DFF.

Fig: E-table for TFF.

20/2
G.C.E.

* Presettable :-

When LD input is high then whatever binary value is present on LOAD INPUT, will be immediately copied to the outputs and stay that way until LD goes low. This only works if the RESET input is low.

Q.S.P.R.C. ⑤

Q. MOD - 8 synchronous up/down counter with logic diagram its timing operation. [Tocci - 378, 372].

Ans:-




Fig (a): Logic diagram of MOD-8 synchronous up/down counter.




Fig (b): Timing operation of mod-8.

Fig (c) shows how to form a parallel UP/DOWN counter: The control input UP/Down controls whether the normal FF outputs or the inverted FF outputs are fed to the J and K inputs of the successive FFs. When UP/Down is held HIGH, AND gates 1 and 2 are enabled while AND gates 3, 4 are disabled. This allows the A and B output through gates 1 and 2 to the J and K inputs of FFs B and C.

When up/down is held low AND gates 1,2 are disable and 3,4 are enable. This allows the invented A and B outputs through gates 3 and 4 into J and K inputs of FFs B and C.

(P,T₂)

In timing signal for first five clock pulses
Up/Down = 1, the counter counts up, and
for the last five clock pulse, Up/Down =
the counter counts down.

*frequency Division and counting :-


Structure and working of most of logic (2) BH
clock synthesis function and its basic functions
are discussed. At present, synthesis techniques
of various types exist to design digital logic
systems using PLA, HCU, ROM, PLD
and microprocessor and microcontroller
units. In this lab experiment, a basic
counter is designed using a 4 bit
counter and 2 to 4 decoder.

2018
5.(b)

6.4 KHZ to 8 KHZ :- N FF would produce an output frequency from the last FF which is equal to $\frac{1}{2} N$ of the input frequency.

$$\frac{8}{64} = \frac{1}{8} = \frac{1}{2^3}$$

We need three FFs to construct binary counter that will convert a 64 KHZ pulse signal into a 8-KHZ square wave.



2018
5.(b)


A counter circuit that will convert 64 KHZ to 1HZ square wave :

$\frac{1}{64} = \frac{1}{2^6}$ that means we need 6FFs to construct binary counter that will convert a 64 KHZ pulse signal to 1 KHZ square wave.

←(P.T.O)

(P.T.O) →

2013
Q4



* Ring counter:

A k bit ring counter consists of a single bit among the flip-flops to provide k distinguishable states. The number of states can be doubled if the shift register is connected as a switch tail ring counter.

A switch tail ring counter is a circular shift register with the complement output of the last flip-flop connected to the input of the first flip-flop. The circular connection made from the complement output of the rightmost flip-flop to the input of the leftmost flip-flop. The register shifts its contents once to the right with every clock pulse, and at the same time the complement value of the flip-flop is transferred into

(P.T.O) →

A flip-flop starting from a clear state. the switch tail ring counter goes through eight states.

A k bit switch tail ring counter go through a sequence of 2^k state. starting from all 0's shift operation inserts 1's from the left until the register is filled with all 1's. 0's are inserted from the left until the register is again filled with all 0's.




Fig: 4 state switch tail ring counter.

sequence number	A	B	C	D	FF output	AND gate required for output
1.	0	0	0	0	A'	$A'E'$
2.	1	0	0	0	B'	$AB'E'$
3.	0	1	0	0	C'	$BC'E'$
4.	1	1	0	0	D'	$CD'E'$
5.	1	1	1	0	A	AE

B	0 1 0 1	$B'C$
C'	0 0 0 1	$C'E$

* Johnson counter: — A Johnson counter is a ~~multiple~~ switch ring counter with 2k decoding gates to provide outputs for 2k time signals. The eight AND gates listed in the table Johnson counter complete when connected to the circuit. Each gate is enabled during one particular state sequence the outputs of the gates generate eight timing sequences in succession.

The all 1's state is decoded by taking the normal outputs of the two extreme flip-flops. All other states are decoded from an adjacent 1,0 and 0,1 pattern in the sequence. For example, sequence 7 has an adjacent 0,1 pattern in flip-flops B and C. The denoted output is then obtained by taking the complement of B and the normal output of C, on $B'C$.

(P.T.O) →

6.	0 1 1 1	$A'B$
7.	0 0 1 1	$B'C'A'BC'AB$
8.	0 0 0 1	$C'E$

* Johnson counter:

A Johnson counter is a k -bit switch tail ring counter with 2^k decoding gates to provide outputs for 2^k timing signals. The eight AND gates listed in the table Johnson counter complete when connected to the circuit. Each gate is enabled during one particular state sequence the outputs of the gates generate eight timing sequences in succession.

The all 1's state is decoded by taking the normal outputs of the two extreme flip-flops. All other states are decoded from an adjacent 1,0 and 0,1 pattern in the sequence. For example, sequence $\overrightarrow{7}$ has an adjacent 0,1 pattern in flip-flops B and C. The denoted output is then obtained by taking the complement of the normal output of C, or $B'C$.

6.	0 1 1 1	$A'B$
7.	0 0 1 1	$B'C$
8.	0 0 0 1	$C'E$

2015
5. C

* Johnson counter: — A Johnson counter is a 4-bit switch tail ring counter with 2^k decoding gates to provide outputs for 2^k timing signals. The eight AND gates listed in the table, Johnson counter complete when connected to the circuit. Each gate is enabled during one particular state sequence the outputs of the gates generate eight timing sequences in succession.

The all 1's state is decoded by taking the normal outputs of the two extreme flip-flops. All other states are decoded from an adjacent 1,0 and 0,1 pattern in the sequence. For example, sequence 7 has an adjacent 0,1 pattern in flip-flops B and C. The denoted output is then obtained by taking the complement of B and the normal output of C, or $B'C$.

(P.T.O) →

counter with J-K flip-flops that count the sequence 0, 2, 4, 6, and 0, 1, 3, 7, 5, 2, 0.
(247 Morris Mano & 308 T000).

The logic diagram of the counter is shown in fig-1. Since there are four unused states (0, 2, 4, 6) / two unused state (0, 2, 3, 6, 5, 1, 0) we analyze the circuit to determine their effect. If the circuit goes to an invalid state the next count pulse transfers it to one of the valid state and it is continues to count correctly. Thus the counter is self-starting.




Fig: 1 Logical diagram of counter. No
state is to encounter all the 0's state except
when all A, B, C will not




Fig.2: State diagram for 0,1,2,3,4,5,6,7,0.

count sequence			FF input		state	
A	B	C	J _a	K _a	J _b	K _b
0	0	0	0	x	1	x
0	1	0	1	x	0	x
1	0	0	x	0	1	x
1	1	0	x	1	x	0

Fig 3: Excitation table for 0,2,4,6 and repeat.

The design uses three FF A,B,C and each has a J and a K input. The "PRESENT" state 000 goes to the next state 010 on the occurrence of a clock pulse. For this state transition A flip-flop goes

← (0.1.0)

(P.T.O) →

from '0' to '0'. From the J-K excitation table J_A must be at '0' and K_A at 'x' for the transition to occur. The B flip-flop also goes from '0' to '1' and so $J_B = '1'$ and $K_B = 'X'$. The C flip-flop goes from '0' to '0' and so $J_C = '0'$ and $K_C = 'X'$.

In line two "PRESENT" state '010' go to the next state '100'. So the FF A go to '0' to '1' and so $J_A = '1'$ and $K_A = 'X'$. B FF go to '1' to '0'. so, $J_B = 'X'$ & $K_B = c$ FF go to '0' to '0'. so, $J_C = '0'$ & $K_C = 'X'$.

The required J and K levels for all other lines can be determined in the same manner.

Count state			Flip-Flop input					
A	B	C	J_A	K_A	J_B	K_B	J_C	K_C
0	0	0	0	x	0	x	1	x
0	0	1	0	x	1	x	x	0
0	1	1	1	x	x	0	x	0
1	1	1	x	0	x	1	x	0
1	0	1	x	1	x	1	x	1
0	1	0	0	x	1	x	0	x

$0 \rightarrow 0 \quad 0 \quad x \quad \left. \begin{matrix} 0 \\ 1 \\ x \end{matrix} \right\}$
 $1 \rightarrow 0 \quad 1 \quad x \quad \left. \begin{matrix} 1 \\ x \\ 0 \end{matrix} \right\}$


Fig 3: Excitation table for 0,1,3,7,5,2,0
(P.T.O) →

count	state	Flip-flop input						
A	B	C	J _A	K _A	J _B	K _B	J _C	K _C
0	0	0	0	x	0	x	1	x
0	0	1	1	x	0	x	0	0
0	1	0	x	0	0	x	1	x
1	0	0	x	0	1	x	0	x
1	0	1	x	0	0	x	0	x
1	1	0	x	1	x	0	0	x
0	1	0	0	x	x	1	0	x

count	state	Flip-flop input						
A	B	C	J _A	K _A	J _B	K _B	J _C	K _C
0	0	0	0	x	1	x	0	0
0	0	1	0	x	1	x	0	0
0	1	0	x	0	1	x	0	0
1	0	0	x	0	0	x	1	x
1	0	1	x	0	1	x	0	0
1	1	0	x	1	x	0	0	x
0	1	0	0	x	x	1	0	x

Excitation table for 0,1,5,4,3,2,0.

Excitation table for 0,2,3,6,5,1,0.



"Cache Memory":

Q. Difference between DRAM & SRAM.

Ans:-

	"SRAM"	"DRAM"
1. Speed	faster	slower
2. Size	small	larger
3. Cost	expensive	cheap
4. Used in	cache memory	main memory
5. Density	less dense	high dense
6. Construction	complex and uses capacitor and transistor.	simple and uses capacitors and very few transistors.
7. Power consumption	low	high.

Q. Define Memory?

Ans:-

Memory:-

Memory is a device which stores data and programs. It is a temporary storage device. You can directly access data stored in memory. It has fast access time.

Q. Difference between FPGA & CPLD:

Ans:-

<u>FPGA</u>	<u>CPLD</u>
(i) It contain up to 1,000s of tiny logic blocks.	(i) It contain logic blocks up to a few thousand.
(ii) FPGA has fine-grain architecture.	(ii) It has coarse-grain architecture.
(iii) FPGA are great for more complex applications.	(iii) CPLD are better for simple one.
(iv) FPGA is RAM base digital logic chip.	(iv) CPLD is EEPROM based logic chip.
(v) More expensive.	(v) Much expensive.
(vi) Field programmable gate arrays.	(vi) Complex programmable logic device.

* Address Input:-

Because this memory stores 32 words, it has 32 different binary storage location and therefore 32 different binary addresses ranging from 00000 to 11111 (0 to 31 in decimal).

(P.T.O) →




FIGURE 12.3: (a) Diagram

of a 32x4 memory;

(b) Virtual arrangement of memory cells into 32 four-bit words.

	0	1	1	0
0	0	0	0	0
1	0	0	1	0
2	1	0	0	0
3	1	1	0	0
4	0	1	1	0
5	1	0	1	1
6	0	0	0	1
7	1	1	1	1
8	0	0	0	0
9	1	0	0	1
10	0	1	0	0
11	1	1	0	1
12	0	0	1	0
13	1	0	1	1
14	0	1	1	0
15	1	1	1	1

(b)

Thus, there are five address inputs A₀ to A₄.

To access one of the memory locations for a read or write operation, the five-bit address code for that particular location is applied to the address inputs. In general, N address inputs are required for a memory that has a capacity of 2^N words.

(P.T.O) →

We can visualize the memory of fig 12.3(a) as an arrangement of 32 registers, with each register holding a four-bit word, as illustrated in figure 12.3(b). Each address location is shown containing four memory cells that hold 1s and 0s that make up the data word stored at that location. For example, the data word 0110 is stored at address 00000, the data word 1001 is stored at address 00001, and so on.

* RAM Architecture :-

Internal organization of a 64×4 RAM :-




Fig : Internal organization of a 64×4 RAM.

64×4 memory that stores 64 four bit words. It has 64 different storage locations ranging from 000000 to 1111 (0 to 63 decimal). There are six address inputs A_0 to A_5 . In general N address input required a memory that has capacity 2^N words.

(P.T.O) →

Each of the word four bit so four bit data input lines. To do I_3 and four bit data output lines O_0 to O_3 . In WRITE operation data must be applied to input lines and stored in memory. And READ operation data read from memory appears at the output lines.

2014
7. (a)

Q. A certain memory stores $8K \times 16$ bit words. How many data input lines, data output lines and address lines does it have? What is its capacity in bytes?

Ans: — In $8K \times 16$ each of the word is 16 bit so if has 16 input data lines and 16 output data lines.

Address: —

$$\text{# states } 8^k = 8 \times 1024 \\ = 8192 \text{ words}$$

N address has capacity of 2^N words

$$\text{So, } 2^{13} = 8192 \quad \text{where } N=13$$

13 Address lines are required.

Capacity in bytes: —

Each of the word 16 bits that means 2 byte. So the total capacity in bytes one, $8192 \times 2 = 16384$ bytes.

2016
G.O

* RAM Using 2x4 decoder (2 input & 2 output bit):




Fig. : 2x4 decoder RAM.

The RAM used 2 to 4 line decoder that contain two Address lines A_0 A_1 and four register (register 0 to register 3). The decoder used two input lines to I_1 , and two output line O_0 , that means each of the words is 2-bit.

*READ Operation:

The address code picks one register in the memory chip for READ operation when READ/WRITE (R/W) input be 1 and chip select ($\bar{CS} = 0$). so that the output buffer will appear 2 bit data output from the selected register. When $R/W = 1$ WRITE operation is disable.

*WRITE Operation:

A register is selected for WRITE operation when $R/W = 0$ and $\bar{CS} = 0$. 2-bit data input will be loaded into selected register $R/W = 0$ that disable the output buffer.

Chap:- Programmable Logic Device
Anchitectures:-

2013
7.10
Date

B. Difference between PLA & PAL

Ans:-

PLA	"PAL"
(i) The full form of PLA is programmable logic array.	(i) The full form of PAL is programmable AND logic array.
(ii) PLA used programmable collection of AND & fixed collection of OR gates.	(ii) PAL used the collection of programmable AND & OR gates.
(iii) The availability of PLA is more.	(iii) The availability of PAL is less.
(iv) Flexibility of PLA is less.	(iv) Flexibility of PAL is more.
(v) Cost of PLA is middle range.	(v) Cost of PAL is expensive.
(vi) The number of functions implemented in PLA is limited.	(vi) The number of functions implemented in PAL is large.
(vii) The speed of PLA is high.	(vii) The speed of PAL is slow.

* There are three type of programmable logic device (PLD).

i) simple programmable logic devices (SPLDs)

(ii) complex " " " " (CPLDs)

(iii) Field

gate Arrays (FPGAs)] are high capacity programmable logic device.

b. Difference between SPLDs & CPLDs :

A:-

" SPLDs " only to work with HEPDs

- | | |
|--|--|
| (i) simple programmable logic devices. | (i) High capacity programmable logic devices. |
| (ii) It typically contain less or fewer gates. | (ii) It contains hundreds of thousands of gates. |
| (iii) Less complicated. | (iii) Much complicated. |
| (iv) Much cheaper than CPLDs. | (iv) Expensive than SPLDs. |

* K-map:

	$A'B'$	$A'B$	AB	AB'
$c'd'$	0000 0	0001 1	0011 3	0100 2
$c'd$	0100 4	0101 5	0111 7	0100 4
cd	1100 12	1101 13	1111 15	1100 14
cd'	1000 8	1001 9	1011 11	1010 10
	$c'd'$	$c'd$	cd	cd'
Ab'	0000 0	0100 4	1000 8	0000 0
$A'b'$	0001 1	0101 5	1001 9	0001 1
$A'c$	0011 3	0111 7	1011 15	0100 4
Ac	0111 7	0110 6	1111 15	1100 12
Ab	1000 8	1010 14	1100 16	1000 8
Ab'	1001 9	1011 11	1101 13	1001 9

All combination is possible in K-map we can use any of them.

$$x+x'=1 \quad x \cdot x' = 0 \quad \text{complement law}$$

$$\text{sum of product (SOP)}: - \quad ABC + A'C + BD'$$


$$\text{product of sum (POS)}: - \quad (A+B+C) (A'+C) (B+D')$$

K-map simplification

	$A'B'$	$A'B$	AB	AB'
$c'd'$	0	0	0	0
$c'd$	0	0	0	0
cd	0	0	0	0
cd'	0	0	0	0

$$X = \overline{B'C'D} + A'BC + BCD + AB'D' + ACD$$

$$\begin{array}{c|ccccc} & & & & \\ \begin{array}{c} A' \\ \hline A \end{array} & \begin{array}{c} B' \\ \hline B \end{array} & \begin{array}{c} C \\ \hline C \end{array} & \begin{array}{c} D \\ \hline D \end{array} & \begin{array}{c} X \\ \hline \end{array} \end{array}$$



* PLA implementation:-

$$F_1(A,B,C) = \sum(3,5,6,7)$$

$$F_2(A,B,C) = \sum(0,2,4,7)$$

implement PLA circuit with a PLA having three inputs, four product terms and two outputs.

	$B'C'$	$B'C$	BC'	BC	$B'C'$	$B'C$	BC'	BC
A'	1	1	1	1	1	1	1	1
A	1	1	1	1	0	0	0	0

$$F_1 = AC + AB + BC$$

$$F_2 = B'C' + AC' + ABC$$

	$B'C'$	$B'C$	BC'	BC	$B'C'$	$B'C$	BC'	BC
A'	1	1	1	1	1	1	1	1
A	1	1	1	1	0	0	0	0

$$F_1' = B'C' + AC' + A'B'$$


$$F_2' = B'C + AC + ABC$$

The PLA have three inputs A, B, C and two outputs F_1 and F_2 have four product terms $B'C'$, AC , AB , ABC where $F_1' = (B'C' + AC' + A'B')$ & $F_2' = (B'C + AC + ABC)$. The output of F_2 is normal complemented.

Program PLA Table:

Product term	Inputs A B C	Output F ₁	Output F ₂
B'C'	- 0 0	1	1
A'C'	0 - 0	1	1
A'B'	0 0 -	1	-
ABC	1 1 -	-	1

PLA circuit:-




PLA Program Table:-

Product term	Inputs A B C	outputs Y ₁ Y ₂
1	0 0 1	1 -
2	0 1 1	- 1
3	1 0 1	- -
4	1 1 0	1 -

(P.T.O) →

PLA circuit:-



Home task :-

$$Y_1 = \sum(1, 3, 5, 7)$$
$$Y_2 = \sum(2, 4)$$