Experiment Name: Implementation of synchronous counter (Any sequence).

Scanned by CamScanner

Roll: 1710776121

Session: 2016-17


Course: CSE-2112

Date: 13-03-2018

Experiment: Implementation of Synchronous counter (Any sequence).

Theory: Synchronous counter is a register where we use same clock pulse to all flip flop. As this counter get clock same time so all flip flop work at a time. To design a n-bit synchronous counter we need n numbers of flip-flop.

Instruments: wire, bread-board, power source, J. K flip-flop, AND gate.




Truth Table.

Present State			Mentalate			State of JK FF					sequence:	
92	9.	90	Q.	9.	9.	Jz	K2	J.	K.	Ja	K.	0,3,1,2,4,7,5.6
0	0	0	0	01	-	0	1	1	1	1	X	
0	0	(0	9	0	0	X		1	K	1	
0	1	0	-	0	0	1	X	X	1	0	X	
		Carlotte and the same of the s							1			
1	0	0		1	1	X	0	1	X		X	
1	0	1		1	0	X	0	-	×	X	*	
1	1	0	0	0	0	X	*	X	*	0	X	
No. of the Continue	1	1	1	0	- Approximately	X	0	X		X	0	


Table for JK Flip-Flop:


3	9+	J	K
0	0	0	X
0	The particular of the second s	1	X
1	0	X	
	1	X	0


4-map from truth toble:












$$k_1 = 1$$



Scanned by CamScanner

Result and Discussion: From the circuit we have designed the result we got is similar to the sequence we have taken to implement All of our results are valid. So the truth table, k, map, Expression and circuit are right.

Pre-coustion:

- 1. Connect the circuit when design is completed.
- 2. Please check the circuit before connecting
- 3. Ware shoes in the lab.
- 4. After finishing experiment power off the power source.