

Pandit Deendayal Energy University

School of Technology



RTL TO GDSII WORKSHOP

PROJECT REPORT

Design and Physical Implementation of an 8x1
Multiplexer for 8-bit Inputs

Including RTL Design in Verilog HDL and GDS-II
Generation using Synopsys Flowscripts

Nihar Prajapati 23BEC173

Submission Date: June 4, 2024

Contents

1	Introduction	2
2	Objectives and Learning Outcomes	2
3	Equipment and Tools	2
4	Methodology	2
4.1	RTL Design and Verification	2
4.1.1	Design Logic	3
4.1.2	Verification	3
4.2	Synthesis using Design Compiler	6
4.3	Overview of the Design Compiler TCL Script	6
4.4	Role and Importance of the Synopsys Design Constraints (SDC) File	7
5	Physical Design using IC Compiler II	11
5.1	Floorplanning	11
5.2	Power Planning	12
5.3	Placement	14
5.4	Clock Tree Synthesis (CTS)	17
5.5	Routing	19
6	Static Timing Analysis using PrimeTime	22
6.1	Final Slack	22
7	Results	25
8	Discussion	26
8.1	RTL Design and Verification	26
8.2	Synthesis and Physical Design	26
9	Conclusion	26
A	Scripts and Files Used in the Project	28
A.1	Common Setup TCL Script	28
A.2	Floor Plan File	29
A.3	Power Planning Script	29
A.4	Placement Script	30
A.5	Routing Script	32

1 Introduction

The RTL to GDSII flow is a critical process in the design and manufacturing of integrated circuits. This project focuses on the design and physical implementation of an 8x1 multiplexer for 8-bit inputs using Verilog HDL and Synopsys tools. The process encompasses RTL design, verification, synthesis, and physical design, culminating in the generation of a GDS-II layout.

2 Objectives and Learning Outcomes

The primary objectives of this project are:

- To understand the complete RTL to GDSII flow for digital circuit design.
 - Design and verify an 8x1 multiplexer using Verilog HDL.
 - Synthesize the design using Synopsys Design Compiler.
 - Perform physical design and layout using Synopsys IC Compiler II.
- To gain hands-on experience with industry-standard EDA tools and methodologies.

The learning outcomes of this project include:

- Proficiency in using Verilog HDL for RTL design.
- Understanding the synthesis process and the use of Synopsys Design Compiler.
- Knowledge of physical design stages, including floorplanning, power planning, placement, CTS, and routing.
- Experience with static timing analysis using Synopsys PrimeTime.

3 Equipment and Tools

- Synopsys Design Compiler for synthesis.
- Synopsys IC Compiler II for physical design.
- Synopsys Verdi for verification and debugging.
- Synopsys PrimeTime for timing analysis.

4 Methodology

4.1 RTL Design and Verification

The Register Transfer Level (RTL) design of the 8x1 multiplexer was implemented using Verilog Hardware Description Language (HDL). The design process involved creating a functional description of the multiplexer, which selects one of the eight 8-bit inputs based on a 3-bit select signal and forwards the selected input to the output.

4.1.1 Design Logic

- **Input and Output Definitions:**

- **Inputs:** The multiplexer has eight 8-bit data inputs (I_0, I_1, \dots, I_7), a 3-bit select input (Sel), and a clock input ($Clock$).
- **Output:** The multiplexer has one 8-bit output (y).

- **Multiplexer Logic:**

- The 3-bit select signal (Sel) determines which of the eight inputs is connected to the output. The binary value of Sel corresponds to the input selected.

Verilog Code for 8x1 Multiplexer

```
module mux8x1_8bit (  
    input  wire [7:0] I0, I1, I2, I3, I4, I5, I6, I7,  
    input  wire [2:0] Sel,  
    input  wire      Clock,  
    output reg  [7:0] y  
);  
  
    reg [7:0] mux_out;  
  
    // Combinational MUX logic (outside clocked block)  
    always @(*) begin  
        case (Sel)  
            3'd0: mux_out = I0;  
            3'd1: mux_out = I1;  
            3'd2: mux_out = I2;  
            3'd3: mux_out = I3;  
            3'd4: mux_out = I4;  
            3'd5: mux_out = I5;  
            3'd6: mux_out = I6;  
            3'd7: mux_out = I7;  
            default: mux_out = 8'b0;  
        endcase  
    end  
  
    // Registered output (synchronous with clock)  
    always @(posedge Clock) begin  
        y <= mux_out;  
    end  
  
endmodule
```

4.1.2 Verification

The RTL design was verified using a testbench and waveforms were analyzed using Synopsys Verdi. The testbench applied various input combinations to ensure that the multiplexer correctly selected the appropriate input based on the select signal.

Testbench Code

```
'timescale 1ns/1ns
'include "mux_rtl.v"

module testbench;

    reg Clock;
    reg [7:0] I0, I1, I2, I3, I4, I5, I6, I7;
    reg [2:0] Sel;
    wire [7:0] y;

    // Instantiate the Device Under Test (DUT)
    mux8x1_8bit dut (
        .Clock(Clock),
        .I0(I0), .I1(I1), .I2(I2), .I3(I3),
        .I4(I4), .I5(I5), .I6(I6), .I7(I7),
        .Sel(Sel),
        .y(y)
    );

    // Clock generation: toggle every 5 ns (10 ns period)
    initial Clock = 0;
    always #5 Clock = ~Clock;


    // Apply test vectors
    initial begin

        $fsdbDumpvars();
        // Initialize input values
        I0 = 8'hAA; I1 = 8'hBB; I2 = 8'hCC; I3 = 8'hDD;
        I4 = 8'hEE; I5 = 8'hFF; I6 = 8'h11; I7 = 8'h22;


        // Apply selection inputs with delay (one clock cycle each)
        Sel = 3'd0; #10;
        Sel = 3'd1; #10;
        Sel = 3'd2; #10;
        Sel = 3'd3; #10;
        Sel = 3'd4; #10;
        Sel = 3'd5; #10;
        Sel = 3'd6; #10;
        Sel = 3'd7; #10;

        $finish;
    end

endmodule
```



(a) Schematic Outer View



(b) Schematic Inner View

Figure 1: Schematic Views of 8x1 Multiplexer




Figure 2: Waveform of 8x1 Multiplexer

4.2 Synthesis using Design Compiler

- The RTL design was synthesized using Synopsys Design Compiler.
- The synthesis process involved optimizing the design for area, power, and timing.

Key Synthesis Metrics:

- **Slack:** Slack is the difference between the required time and the arrival time of a signal. A positive slack indicates the design meets timing requirements, while negative slack indicates a timing violation.
- **Leaf Cell Count:** This refers to the number of standard library cells (excluding hierarchy and module instances) used in the synthesized netlist. It's a measure of design complexity and size.
- **Area:** This is the total silicon area occupied by the synthesized cells. It is often reported in terms of μm^2 (square micrometers).
- **Units:** Units used in Design Compiler reports typically include:
 - Time – nanoseconds (ns)
 - Power – microwatts (μW) or milliwatts (mW)
 - Area – square micrometers (μm^2)

4.3 Overview of the Design Compiler TCL Script

The Design Compiler TCL script (`run_dc.tcl`) is a key automation script that controls the synthesis process converting RTL code into a gate-level netlist. The main operations in the script include:

- **Environment Setup and Library Configuration:**
Initial setup involves defining the working library and loading necessary environment settings.
- **RTL File Analysis and Design Elaboration:**
The RTL source files are analyzed and elaborated to form the internal design representation required for synthesis.
- **Leaf Cell Selection and Optimization:**
Using `set_dont_use`, specific standard cells such as adders and logic gates are excluded to optimize the design's timing, area, or power by controlling the cell library usage.
- **Application of Timing Constraints:**
The script reads the associated SDC file to impose timing constraints, guiding the synthesis tool to meet the required performance metrics.
- **Synthesis Compilation and Optimization:**
The `compile_ultra` command triggers high-effort optimizations for improved timing and area results.

- **Reporting and Output Generation:**

Post-synthesis timing and quality reports are generated, and the final netlist is exported for subsequent design stages.

This script enables a streamlined, repeatable synthesis flow ensuring timing closure and design quality.

Sample TCL Script for Synthesis

Design Compiler TCL Script (run_dc.tcl)

```
source -echo -verbose ./rm_setup/dc_setup.tcl
set RTL_SOURCE_FILES ../../rtl/mux_rtl.v

define_design_lib WORK -path ./WORK

set_dont_use [get_lib_cells */FADD*]
set_dont_use [get_lib_cells */HADD*]
set_dont_use [get_lib_cells */AO*]
set_dont_use [get_lib_cells */OA*]
set_dont_use [get_lib_cells */NAND*]
set_dont_use [get_lib_cells */XOR*]
#set_dont_use [get_lib_cells */NOR*]
set_dont_use [get_lib_cells */XNOR*]
set_dont_use [get_lib_cells */MUX*]

analyze -format verilog ${RTL_SOURCE_FILES}
elaborate ${DESIGN_NAME}
current_design

read_sdc ../../CONSTRAINTS/mux.sdc

compile_ultra
report_timing
write -format verilog -hierarchy -output
${RESULTS_DIR}/${DCRM_FINAL_VERILOG_OUTPUT_FILE}
report_qor
```

4.4 Role and Importance of the Synopsys Design Constraints (SDC) File

The Synopsys Design Constraints (SDC) file defines timing and physical constraints that direct the synthesis and timing analysis processes. Key components of the SDC file include:

- **Clock Definition:**

Defines the primary clock period and timing reference using the `create_clock` command.

- **Input and Output Timing Constraints:**

Specifies the maximum input and output delays relative to the clock to account for external timing factors.

- **Signal Transition Constraints:**
Sets the maximum input transition times and internal signal slew rates, enabling accurate timing modeling.
- **Clock Uncertainty Settings:**
Models clock jitter and skew to ensure conservative and reliable timing analysis.

Properly defining these constraints ensures the synthesized design meets timing requirements and functions correctly at the target clock frequency.

Sample SDC File for Timing Constraints

Timing Constraints File (mux.sdc)

```
create_clock -period 1.9 [get_ports Clock]

set_input_delay -max 0.5 -clock Clock [all_inputs]
set_input_transition 0.5 [all_inputs]

set_output_delay -max 0.5 -clock Clock [all_outputs]

set_clock_uncertainty -setup 0.300 [get_clocks Clock]
set_clock_uncertainty -hold 0.100 [get_clocks Clock]

set_max_transition 0.250 [current_design]
set_max_transition -clock_path 0.150 [get_clocks Clock]
```




Figure 3: Synthesis Results in Design Compiler




Figure 4: Synthesized Schematic




Figure 5: Inner View of Synthesized Schematic




Figure 6: QoR Report - Part 1




Figure 7: QoR Report - Part 2




Figure 8: Report Timing Results




Figure 9: Report Units Results

5 Physical Design using IC Compiler II

The physical implementation of the synthesized netlist was carried out using Synopsys IC Compiler II (ICC2). The flow consists of several backend stages including floorplanning, power planning, placement, clock tree synthesis (CTS), and routing.

5.1 Floorplanning

Floorplanning defines the die area, core area, IO pin locations, and placement blockages. It is the first step in defining the physical layout.




Figure 10: Floorplan View 1

Reports:




Figure 11: Floorplan - QoR Report

5.2 Power Planning

This step creates power and ground rings, straps, and connections to ensure IR drop is minimized and current delivery is efficient.




Figure 12: Power Plan View 1




Figure 13: Power Plan Nets Highlighted View

Reports:




Figure 14: Power Planning - QoR Report




Figure 15: Power Planning - QoR Report

5.3 Placement

Placement determines the exact location of each standard cell, optimizing wire length, timing, congestion, and power.




Figure 16: Placement View 1

Reports:







Figure 17: Placement - QoR Report






Figure 21: Placement - Connectivity Report

5.4 Clock Tree Synthesis (CTS)

CTS adds clock buffers and routes clock nets to balance skew and meet clock latency constraints across sequential elements.




Figure 22: CTS View




Figure 23: CTS Highlighted View

Reports:




Figure 24: CTS - QoR Report




Figure 25: CTS - Timing Report




Figure 26: CTS - Units Report

5.5 Routing

Routing connects the logical nets physically using metal layers. This stage completes the layout and prepares it for GDS-II generation.




Figure 27: Routing Highlighted View

Reports:




Figure 28: Routing - QoR Report




Figure 29: Routing - Timing Report




Figure 30: Routing - Units Report




Figure 31: Routing - Power Report

6 Static Timing Analysis using PrimeTime

After synthesis, the design was analyzed using Synopsys PrimeTime (PT) to verify timing closure and check if the design meets the required constraints.

6.1 Final Slack

The final slack obtained from PrimeTime is shown below:

Final Slack = +0.800148 ns

Importance of Slack:

Slack is a critical timing metric that indicates the difference between the required arrival time and the actual arrival time of signals at timing endpoints (like registers or output pins).

- **Positive Slack:** Indicates that the design meets timing requirements. The larger the positive slack, the more timing margin the design has.
- **Slack between 0 and 1 ns:** While still positive, slack values closer to zero indicate tighter timing margins. Slack in this range means the design is just meeting the timing requirements but has limited tolerance for variations (process, voltage, temperature).
- **Negative Slack:** Indicates a timing violation where the signal arrives later than required, causing potential functional errors at the system level.

Synthesized Schematic Views:




Figure 32: PrimeTime Schematic View 1

PrimeTime Reports:




Figure 33: PrimeTime Schematic View 2




Figure 34: PrimeTime Design Report




Figure 35: PrimeTime Clock Report




Figure 36: PrimeTime Timing Report and Slack

7 Results

Synthesis Results

Table 1: Synthesis Results

Area	Power	Timing	Slack
1900000	0.780406 mW	1.900000 ns	0.800148 ns

Physical Design Results

Table 2: Physical Design Results

Stage	Area	Power
Floor Planning	1900000	0.780406 mW
Placement	1900000	0.780406 mW
CTS	1900000	0.780406 mW
Routing	1900000	0.780406 mW

Table 3: Power Distribution

Power Group	Internal Power	Switching Power	Leakage Power
io_pad	0.00e+00	0.00e+00	0.00e+00
memory	0.00e+00	0.00e+00	0.00e+00
black-box	0.00e+00	0.00e+00	0.00e+00
clock-network	1.95e+07	1.50e+07	1.34e+08
sequential	2.04e+08	3.04e+08	4.60e+08
combinational	2.04e+07	8.09e+06	7.21e+08
Total	1.06e+08 pW	8.09e+06 pW	7.21e+08 pW

Table 4: Total Power Distribution

Power Group	Total Power (pW)
io_pad	0.00e+00
memory	0.00e+00
black-box	0.00e+00
clock-network	1.68e+08
sequential	9.68e+08
combinational	7.42e+08
Total	8.35e+08

Total Power: 8.35e+08 pW

8 Discussion

The RTL to GDSII flow is a comprehensive process that involves multiple stages of design and verification. Each stage, from RTL design to final layout generation, plays a crucial role in ensuring the functionality and performance of the integrated circuit. The use of industry-standard tools like Synopsys Design Compiler and IC Compiler II provides valuable insights into the practical aspects of digital design.

8.1 RTL Design and Verification

The RTL design of the 8x1 multiplexer was successfully implemented and verified using Verilog HDL and Synopsys Verdi. The verification process ensured that the design met the specified functional requirements.

8.2 Synthesis and Physical Design

The synthesis process optimized the design for area, power, and timing, resulting in a highly efficient implementation. The physical design stages, including floor planning, placement, CTS, and routing, were carefully executed to achieve optimal performance and minimal area usage.

9 Conclusion

This project provided a comprehensive understanding of the RTL to GDSII flow for digital circuit design. The hands-on experience with industry-standard EDA tools and methodologies was invaluable in gaining practical insights into the design and implementation of integrated circuits. The successful completion of the project demonstrates the ability to design, verify, and implement complex digital circuits using advanced EDA tools.

References

- [1] Synopsys Design Compiler User Guide, <https://www.synopsys.com/>.
- [2] Synopsys IC Compiler II User Guide, <https://www.synopsys.com/>.
- [3] Verilog HDL Reference, <https://www.verilog.com/>.

For the complete project files, including additional code and documentation, please visit the GitHub repository:

https://github.com/iamn7/8x1MUX_8BIT/

Note: This repository contains all source files, constraints, synthesis reports, and physical design stages for the 8x1 multiplexer with 8-bit inputs.

A Scripts and Files Used in the Project

A.1 Common Setup TCL Script

Common Setup TCL Script

```
puts "RM-Info: Running script [info script]\n"

set DESIGN_NAME "mux8x1_8bit"
set PDK_PATH "./../ref/"
set DESIGN_REF_DATA_PATH ""

set HIERARCHICAL_DESIGNS ""
set HIERARCHICAL_CELLS ""

set ADDITIONAL_SEARCH_PATH
"$PDK_PATH $PDK_PATH/tech/milkyway $PDK_PATH/tech/star_rcxt"

set TARGET_LIBRARY_FILES
"$PDK_PATH/lib/stdcell_rvt/saed32rvt_tt0p78vn40c.db"
set ADDITIONAL_LINK_LIB_FILES ""

set MIN_LIBRARY_FILES ""

set MW_REFERENCE_LIB_DIRS ""
set MW_REFERENCE_CONTROL_FILE ""

set TECH_FILE "$PDK_PATH/tech/milkyway/saed32nm_1p9m_mw.tf"
set MAP_FILE "saed32nm_tf_itf_tluplus.map"
set TLUPLUS_MAX_FILE "saed32nm_1p9m_Cmax.tluplus"
set TLUPLUS_MIN_FILE "saed32nm_1p9m_Cmin.tluplus"

set MIN_ROUTING_LAYER "M1"
set MAX_ROUTING_LAYER "M5"

set LIBRARY_DONT_USE_FILE ""
set LIBRARY_DONT_USE_PRE_COMPILE_LIST ""
set LIBRARY_DONT_USE_PRE_INCR_COMPILE_LIST ""

set PD1 ""
set VA1_COORDINATES {}
set MW_POWER_NET1 "VDD1"

set PD2 ""
set VA2_COORDINATES {}
set MW_POWER_NET2 "VDD2"

set PD3 ""
set VA3_COORDINATES {}
set MW_POWER_NET3 "VDD3"

set PD4 ""
set VA4_COORDINATES {}
set MW_POWER_NET4 "VDD4"
```

A.2 Floor Plan File

Here is the content of the floor plan file:

Floor Plan File

```
set PDK_PATH ../../ref

create_lib -ref_lib
$PDK_PATH/lib/ndm/saed32rvt_c.ndm MUX_8X1_8BIT_LIB

read_verilog {../../DC/results/full_adder.mapped.v}
-library MUX_8X1_8BIT_LIB -design mux8x1_8bit -top mux8x1_8bit

initialize_floorplan -shape L -core_offset 2
-coincident_boundary true
set_individual_pin_constraints -ports [get_ports {A B}] -sides 6
place_pins -self
create_placement -floorplan -effort medium

save_block
save_lib
```

A.3 Power Planning Script

Here is the TCL script used for power planning:

Power Planning Script

```
create_net -power {VDD}
create_net -ground {VSS}

connect_pg_net -all_blocks -automatic

create_pg_ring_pattern core_ring_pattern -horizontal_layer M7
-horizontal_width .4 -horizontal_spacing .3 -vertical_layer M8
-vertical_width .4 -vertical_spacing .3

set_pg_strategy core_power_ring -core -pattern
{{name : core_ring_pattern}}{{nets : {VDD VSS}}}{{offset : {.5 .5}}}

compile_pg -strategies core_power_ring

create_pg_mesh_pattern mesh
-layers { {{vertical_layer: M6}}{width: .34} {spacing: interleaving}{pitch: 5} }

set_pg_strategy core_mesh -pattern { {pattern:mesh} {nets: VDD VSS}} -core -ex

compile_pg -strategies core_mesh

create_pg_std_cell_conn_pattern std_cell_rail
-layers {M1} -rail_width 0.06

set_pg_strategy rail_strat -core -pattern {{name: std_cell_rail}} {nets: VDD VS

compile_pg -strategies rail_strat

save_block
save_lib
```

A.4 Placement Script

Here is the TCL script used for placement:

Placement Script

```
set model "func"
set corner1 "nom"
set scenario1 "${model}::${corner1}"
remove_modes -all
remove_corners -all
remove_scenarios -all

create_mode $model
create_corner $corner1
create_scenario -name func::nom -mode func -corner nom
current_mode func
current_scenario func::nom

source ../../CONSTRAINTS/mux.sdc

set_dont_use [get_lib_cells */FADD*]
set_dont_use [get_lib_cells */HADD*]
set_dont_use [get_lib_cells */AO*]
set_dont_use [get_lib_cells */OA*]
set_dont_use [get_lib_cells */NAND*]
set_dont_use [get_lib_cells */XOR*]
set_dont_use [get_lib_cells */NOR*]
set_dont_use [get_lib_cells */XNOR*]
set_dont_use [get_lib_cells */MUX*]

current_corner nom
current_scenario func::nom

set parasitic1 "p1"
set tluplus_file$parasitic1
"$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus"
set layer_map_file$parasitic1
"$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
set parasitic2 "p2"
set tluplus_file$parasitic2
"$PDK_PATH/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus"
set layer_map_file$parasitic2
"$PDK_PATH/tech/star_rcxt/saed32nm_tf_itf_tluplus.map"
read_parasitic_tech -tlup $tluplus_filep1
-layermap $layer_map_filep1 -name p1
read_parasitic_tech -tlup $tluplus_filep2
-layermap $layer_map_filep2 -name p2
set_parasitic_parameters -late_spec
$parasitic1 -early_spec $parasitic2
set_app_options -name place.coarse.continue_on_missing_scandef
-value true
place_pins -self
place_opt
legalize_placement
save_block -as mux_placement
save_lib
```


A.5 Routing Script

Here is the TCL script used for routing:

Routing Script

```
set_app_options -name route.global.timing_driven -value true
set_app_options -name route.global.crosstalk_driven -value false

set_app_options -name route.track.timing_driven -value true
set_app_options -name route.track.crosstalk_driven -value true

set_app_options -name route.detail.timing_driven -value true
set_app_options -name route.detail.save_after_iterations -value false
set_app_options -name route.detail.force_max_number_iterations -value false
set_app_options -name route.detail.antenna -value true
set_app_options -name route.detail.antenna_fixing_preference -value use_diodes
set_app_options -name route.detail.diode_libcell_names -value */ANTENNA_RVT

route_global
route_track
route_detail
route_opt

write_verilog ./results/mux.routed.v
write_sdc -output ./results/mux.routed.sdc
write_parasitics -format spef -output ./results/mux${scenario1}.spef
```