


$A_7 A_6 A_5 A_4 A_3 A_2 A_1 A_0$ $B_7 B_6 B_5 B_4 B_3 B_2 B_1 B_0$ $Y_7 \dots Y_0$

Unused MSB of output = 0

- BCD - Binary to Decimal Conversion. (0-15) (A) (I_0)
- MUL 2 - Multiplies A by 2 (I_1)
- AND A B - Bitwise AND A and B. (I_2)
- $E_1(A, B)$ - Or A when $A=B$ otherwise 0000 (I_3)
- MUX (I_0, I_1, I_2, I_3) $S_0 = b_2$ $S_1 = b_3$

Basic block diagram:-



Design blocks:-

- BCD Converter. 0-9 remain unchanged.
(0000 - 1001)

10-15 map as:-

1010	→	01 0000
1011	→	01 0001
1100	→	01 0010
1101	→	01 0011
1110	→	01 0100
1111	→	01 0101

Equivalent to
adding 6 to
each value.

190070047

00010

00001

11001

Date

Page

0010


0000

1000

Logic:-

Subtract 10 from input A.

If result is negative (MSB set) \Rightarrow Use the carry set as a flag to add / not add 6 to A.



\rightarrow When multiplying by 2, we simply shift the bits left by one unit.

$$\Rightarrow Y_0 \leq '0'$$


$$Y_1 \leq 'A_0'$$

$$Y_4 \leq A_3$$


$$Y_5 \leq '0'$$

However, this is sequential logic.

Instead we can add A to itself



→ For each digit 'i' of A and B



AND gate.


→ We wish to check if $(A=B)$ bitwise.

If $A_i \neq B_i \Rightarrow 0$ we need \overline{XOR}

A_i	B_i	output
0	0	1
0	1	0
1	0	0
1	1	1

Collect all XOR results (4)

and AND them to make flag.



Flag. if 1, $Y=A=B$
if 0, $Y=0$.

Entity :-

entity midsem is

port C ~~Input~~ $A_3, A_2, A_1, A_0, B_3, B_2, B_1, B_0$: in std_logic;
 $Y_5, Y_4, Y_3, Y_2, Y_1, Y_0$: out std_logic);

end entity midsem;