### www.emlinux.co.kr

# **U-BOOT**

**bsplinux** 

**=.** 

### emlinux가 가

·

•

,

가

·

.


```
U-BOOT
```

### J-BOOT

\*

- http://sourceforge.net/project/u-boot
  - √ bzip2 –d u-boot-0.4.0.tar.bz2
  - > tar
    - √ tar –xvf u-boot-0.4.0.tar
  - make clobber => make clean
  - make smdk2410\_config => arch. & board
    - / (TOPDIR)/inculde/arm/configs/smdk2410.h -> (TOPDIR)/inculde/config.h
  - > make
  - - > uboot => ELF format
    - > u-boot.bin => binary format
    - u-boot.srec =>S.recode format (motorola serial downloading image file)
    - Make u-boot.dis => dis-assembler

### J-BOOT



# J-BOOT hardware point

### Boot loder handling hardware list

- core
  - ✓ Processor mode
  - ✓ Interrupt
  - ✓ Cache, mmu
- > SOC
  - ✓ Interrupt, watchdog
  - ✓ Clock
  - ✓ Memory interface(dram controller)
  - ✓ TIMER
  - ✓ UART
  - ✓ RTC

- ✓ Flash
- NAND Flash
- Ethernet controller
- ✓ RTC
- LCD Controller
- Keyboard controller

# Board (smdk2410->atb-2410x)(1)

- Board directory 가
  - > (TOPDIR)/board

sub -borad

- ✓ フト
- ✓ Board smdk2410

re-name

- ✓ Ex)(TOPDIR)/board/atb2410
- Board header file
  - > 가 (TOPDIR)/include/configs/smdk2410.h
    - re-name(ex:atb2410.h)
      - √ #define CONFIG\_SMDK2410 1 => #define CONFIG\_ATB2410 1
      - ✓ (TOPDIR)/cpu/arm920t/interrupts file get\_tbclk() CONFIG\_ATB2410 가
- (TOPDIR)Makefile
  - > smdk2410\_config: unconfig
    - @./mkconfig \$(@:\_config=) arm arm920t smdk2410
      - atb2410\_config: unconfig
        - @./mkconfig \$(@:\_config=) arm arm920t atb2410

# Board (smdk2410->atb-2410x)(2)

(TOPDIR)/include/configs/Atb2410.h (sdram 32Mbyte,flash sst(39VF160) 2Mbyte)

```
#define CONFIG INIT CRITICAL
                                         /* undef for developing(dram loading ) */
#define CONFIG ARM920T
                                         1
                                                    /* This is an ARM920T Core
                                                                                   */
#define CONFIG S3C2410
                                          1
                                                    /* in a SAMSUNG S3C2410 SoC
                                                                                   */
                                         1*/
                                                    /* on a SAMSUNG SMDK2410 Board */
/*#define CONFIG SMDK2410
#define CONFIG_ATB2410
/* input clock of PLL */
#define CONFIG SYS CLK FREQ
                                                    /* the SMDK2410 has 12MHz input clock */
                               12000000
                                                               @ atb2410
                                                                            12Mhz clock
#define USE 920T MMU
#undef CONFIG_USE_IRQ
                                                    /* we don't need IRQ/FIQ stuff */
                                                              @ IRQ
/*
* Size of malloc() pool
                                                                                 128kbyte
#define CFG MALLOC LEN
                                         (CFG ENV SIZE + 128*1024)
```

# Board (smdk2410->atb-2410x)(3)

```
/* Hardware drivers */
#define CONFIG DRIVER CS8900 1
                                                          cs8900
                                            @ cs8900 base address
/*#define CS8900 BASE
                          0x19000300*/
#define CS8900 BASE 0x18000300
                                             @ test
#define CS8900 BUS16
                                             @ 16bit data-bus
/*
* select serial console configuration
*/
#define CONFIG SERIAL1
                                             @ console
                                                          s3c2410 UARTO
/*********************
* RTC
***********************************
#define
        CONFIG RTC S3C24X01
                                             @ s3c2410
                                                             RTC
/* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE
                                             @ not used
#define CONFIG BAUDRATE
                                    115200
                                             @ console UART baud rate
```

# Board (smdk2410->atb-2410x)(4)

```
/* Command definition*/
#define CONFIG COMMANDS \
                                                             @ default configs
                               (CONFIG CMD DFL
                                                    +\lambda
                               CFG CMD CACHE
                                                             @ icache,dcache command
                               CFG CMD REGINFO | \
                                                             @ register information command
                              CFG_CMD_DATE
                                                             @ RTC
                                                                       ,date,time command
                               CFG CMD ELF)
/* this must be included AFTER the definition of CONFIG COMMANDS (if any) */
#include <cmd confdefs.h>
#define CONFIG BOOTDELAY
                                                   @ boot delay 3
/*#define CONFIG BOOTARGS
                               "root=ramfs devfs=mount console=ttySA0,9600" */
/*#define CONFIG ETHADDR
                                         08:00:3e:26:0a:5b */
#define CONFIG NETMASK
                                         255.255.255.0
#define CONFIG IPADDR
                                         10.0.0.110
#define CONFIG SERVERIP
                                         10.0.0.1
/*#define CONFIG_BOOTFILE
                                         "elinos-lart" */
/*#define CONFIG BOOTCOMMAND
                                         "tftp; bootm" */
```

## Board (smdk2410->atb-2410x)(5)

```
#define
         CFG LONGHELP
                                                            @ command help
/*#define CFG PROMPT
                                       "SMDK2410 # " */
                                                            @ prompt text
#define
        CFG PROMPT
                                        "ATB2410 # "
                                                            @ console 1/0 buffer
#define
        CFG CBSIZE
                                        256
        CFG PBSIZE (CFG CBSIZE+sizeof(CFG PROMPT)+16)
#define
                                                            @ print buffer size
#define CFG MAXARGS
                                        16
                                                            @ command
#define CFG BARGSIZE
                                        CFG CBSIZE
                                                            @ boot Argument buffer size
#define CFG MEMTEST START
                                       0x30000000
                                                            @ sdram memory start test addr.
/*#define CFG MEMTEST END
                                       0x33F00000*/
                                                            @ sdram memory end addr.(63M)
#define CFG MEMTEST END
                                        0x31F00000
                                                            @ atb2410 ->31Mbyte
                                                                      @ 1Mbyte boot loader
#undef CFG CLKS IN HZ
                                                            @ not used
/*#define CFG LOAD ADDR
                                       0x33000000*/
                                                            /* default load address */
#define CFG LOAD ADDR
                                        0x31000000
/* the PWM TImer 4 uses a counter of 15625 for 10 ms, so we need */
/* it to wrap 100 times (total 1562500) to get 1 sec. */
#define
         CFG_HZ
                                        1562500
                                                            @ 1sec
/* valid baudrates */
                              { 9600, 19200, 38400, 57600, 115200 } @
#define CFG BAUDRATE TABLE
                                                                       가
                                                                            baud rate
```

# Board (smdk2410->atb-2410x)(6)

```
/ * Stack sizes
* The stack sizes are set up in start. S using the settings below
 */
#define CONFIG STACKSIZE (128*1024)
                                                    /* regular stack */
#ifdef CONFIG USE IRQ
#define CONFIG STACKSIZE IRQ (4*1024)
                                                    /* IRQ stack */
#define CONFIG STACKSIZE FIQ (4*1024)
                                                    /* FIQ stack */
#endif
* Physical Memory Map
*/
                                                     /* we have 1 bank of DRAM */
#define CONFIG_NR_DRAM_BANKS
                                          0x30000000 /* SDRAM Bank #1 */
#define PHYS SDRAM 1
/*#define PHYS SDRAM 1 SIZE
                                          0x04000000 *//* 64 MB */
#define PHYS SDRAM 1 SIZE
                                          0x02000000 /* 32 MB */
#define PHYS_FLASH_1
                                          0x00000000 /* Flash Bank #1 */
#define CFG FLASH BASE
                                          PHYS FLASH 1
```

# Board (smdk2410->atb-2410x)(7)

```
/ * FLASH and environment organization */
/*#define CONFIG AMD LV400 1
                                         /* uncomment this if you have a LV400 flash */
#if 0
                                         /* uncomment this if you have a LV800 flash */
#define CONFIG AMD LV800
#endif*/
                                         /* max number of memory banks */
#define CFG MAX FLASH BANKS 1
/*#ifdef CONFIG AMD LV800*/
/*#define PHYS FLASH SIZE
                                         0x00100000*/ /* 1MB */
#define PHYS FLASH SIZE
                                         0x00200000 /* 2MB */
/*#define CFG MAX FLASH SECT (19)
                                         *//* max number of sectors on one chip */
#define CFG_MAX_FLASH_SECT (32)
                                         /*39VF160 64K \times 32 = 2Mbyte*/
                                         (CFG_FLASH_BASE + 0x0F0000) *//* addr of environment *
/*#define CFG ENV ADDR
#define CFG ENV ADDR
                                         (CFG_FLASH_BASE + 0x1F0000) /*64Kbyte*/
/*#endif
#ifdef CONFIG AMD LV400
#define PHYS FLASH SIZE
                                         0x00080000 /* 512KB */
#define CFG_MAX_FLASH_SECT (11)
                                         /* max number of sectors on one chip */
#define CFG_ENV_ADDR
                                         (CFG_FLASH_BASE + 0x070000) /* addr of environment */
#endif*/
```

# Board (smdk2410->atb-2410x)(8)

```
/* timeout values are in ticks */
#define CFG_FLASH_ERASE_TOUT (5*CFG_HZ)
                                                    /*5sec, Timeout for Flash Erase */
#define CFG_FLASH_WRITE_TOUT (5*CFG_HZ)
                                                    /*5sec,Timeout for Flash Write */
#define
          CFG ENV IS IN FLASH
                                                    @ flash
                                                             ( :eeprom,nvram )
#define
          CFG ENV SIZE
                                         0x10000
                                                   /* Total Size of Environment Sector */
                                                               @ 64Kbyte
#endif
          /* CONFIG H */
```

## Board (smdk2410->atb-2410x)(9)

#### (TOPDIR)/board/atb2410/ config.mk

```
#
# SMDK2410 has 1 bank of 64 MB DRAM
# atb2410 has 1 bank of 32 MB DRAM
# 3000'0000 to 3400'0000
# 3000'0000 to 3200'0000
# Linux-Kernel is expected to be at 3000'8000, entry 3000'8000
# optionally with a ramdisk at 3080'0000
# we load ourself to 33F8'0000
# we load ourself to 31F8'0000
# download area is 3300'0000
# download area is 3100'0000
/*TEXT BASE = 0x33F80000*/
TEXT_BASE = 0x31F80000
                           /* u-boot sdram start address*/
```

3

## J-boot.lds(1) - (TOPDIR)/board/smdk2410/u-boot.lds

```
Start.S
                                      (TOPDIR)/board/smdk2410/u-boot.lds
    LD(loader&Linker)
                              input
                                                     ,object
*
OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
/*OUTPUT_FORMAT("elf32-arm", "elf32-arm", "elf32-arm")*/
 OUTPUT_ARCH(arm)
 ENTRY(_start)
 SECTIONS
 {
     . = 0x00000000;
     . = ALIGN(4);
     .text
      cpu/arm920t/start.o (.text)
      *(.text)
     . = ALIGN(4);
     .rodata: { *(.rodata) }
     . = ALIGN(4);
     .data : { *(.data) }
     . = ALIGN(4);
     .got : { *(.got) }
     armboot_end_data = .;
     . = ALIGN(4);
     .bss : { *(.bss) }
     armboot_end = .;
```

## J-boot.lds(2) - (TOPDIR)/cpu/arm920t/start.S

```
OUTPUT FORMAT ELF32
                       little endian
OUTPUT_ARCH binary
                                  CPU architecture ARM
                           가
ENTRY point Program
                                                      " start"
SECTIONS
                    ,text,rodata,data,got,bss section
   .text:
   .rodata: read-only data (const
   .data: initialized data
   .got: global offset table
   .bss: uninitialized data
             dot`.'
                                address point
                                 가
  address point
                        . `*(.text)'
                                                          `.text'
             0x00000000
                                  4byte
                                                  text section
            Entry point _start
U-boot
      (TOPDIR)/cpu/arm920t/start.S
start
TEXT_BASE Linker
                     symbol
Power가 on 0x00
                   ( ,flash)
                                                            flash
                                          memory
dram relocate
                       dram
                                        가
Symbol TEXT_BASE
                                                    , dram relocate
offset branch
                   .(B,BL,ADR)
```

# (TOPDIR)/CPU/arm920t directory

Stats.S

Cpu.c

Speed.c

Interrupts.c

Serial.c

```
U-BOOT
```

## Start.S (1) - (TOPDIR)/cpu/arm920t/start.S

- ARM process power on (reset) actions
  - > r14\_svc(lr) <= value
  - > SPSR\_svc <= CPSR( mode)</pre>
  - CPSR[4:0] <= 0b10011(Supervisor mode)</pre>
  - > CPSR[5] <= 0 (T bit = ARM state)
  - > CPSR[6] <= 1 (F bit)
  - > CPSR[7] <= 1 (I bit)
  - PC = 0x0 (Vector Table)

noint ' start'

Supervisor mode,arm state,pc 0x0 Linker script file entry

		_3(a) (
.globl _s	tart	
_start:	b	reset
	ldr	pc, _undefined_instruction
	ldr	pc, _software_interrupt
	ldr	pc, _prefetch_abort
	ldr	pc, _data_abort
	ldr	pc, _not_used
	ldr	pc, _irq
	ldr	pc,_fiq

@ flash start

가

@ offset jump dram

# Start.S (2) - (TOPDIR)/cpu/arm920t/start.S

- .global \_start
  - > Linker '\_start' symbol export .
- \* \_start instruction 'b reset' reset branch reset 가 .
  - ARM exception routine exception branch .
    - > \_undefined\_instruction
    - > \_software\_interrupt
    - > \_prefetch\_abort
    - > \_data\_abort
    - > \_not\_used
    - \_irq
    - > \_fiq

Start.S (3) - (TOPDIR)/cpu/arm920t/start.S

### \* CPSR

31 N	Z	0.000	28 <b>V</b>	51 - 1 Sec. VII.	J	23	Undefined	Undefined	F	5 T	Mode
		СР	SR_	f			CPSR_s	CPSR_x		(	CPSR_c

### \* MODE

M[4:0]	Mode	Accessible registers
0b10000	User	PC, R14 to R0, CPSR
0b10001	FIQ	PC, R14_fiq to R8_fiq, R7 to R0, CPSR, SPSR_fiq
0b10010	IRQ	PC, R14_irq, R13_irq, R12 to R0, CPSR, SPSR_irq
0b10011	Supervisor	PC, R14_svc, R13_svc, R12 to R0, CPSR, SPSR_svc
0Ь10111	Abort	PC, R14_abt, R13_abt, R12 to R0, CPSR, SPSR_abt
0b11011	Undefined	PC, R14_und, R13_und, R12 to R0, CPSR, SPSR_und
0b11111	System	PC, R14 to R0, CPSR (ARM architecture v4 and above)

# Start.S (3) - (TOPDIR)/cpu/arm920t/start.S

Reset () => mode setting interrupt disable

```
reset:/*set the cpu to SVC32 mode*/
mrs r0,cpsr @ cpsr r0 .
bic r0,r0,#0x1f @ Mode bit clear .
orr r0,r0,#0xd3 @ interrupt disable,supervisor mode
msr cpsr,r0 @ r0 cpsr .
```

```
#if defined(CONFIG_S3C2400)
#define pWTCON
                             0x15300000
                                                @ turn off the watchdog
#define INTMSK
                             0x14400008
                                                @ Interupt-Controller base addresses
#define CLKDIVN
                             0x14800014
                                                @ clock divisor register
#elif defined(CONFIG_S3C2410)
#define pWTCON
                             0x53000000
                                                @ Watchdog Timer Mode
#define INTMSK
                             0x4A000008
                                                @ Interrupt Mask Control
#define INTSUBMSK 0x4A00001C
                                                @ Interrupt sub mask
#define CLKDIVN
                             0x4C000014
                                                @ clock divisor Control
#endif
```

# Start.S (4) - (TOPDIR)/cpu/arm920t/start.S

Reset ()=> Watchdog disable & all interrupt source masking

```
ldr
                   r0, =pWTCON
                                       @ 0x53000000
                   r1, #0x0
         mov
                   r1, [r0]
                                      @ watchdog timer disable
         str
         /*
          * mask all IRQs by setting all bits in the INTMR - default
          */
         mov
                   r1, #0xffffffff
         ldr
                   ro, =INTMSK
                                       @ 0x4A000008
         str
                   r1, [r0]
                                       @ interrupt
                                                       masking
                                                                   .(disable)
#if defined(CONFIG_S3C2410)
                   r1, =0x3ff
         ldr
         ldr
                   rO, =INTSUBMSK
                                      @ 0x4A00001C
                   r1, [r0]
                                       @ cpu가 s3c2410
                                                            sub interrupt masking
         str
#endif
```

## Start.S (5) - (TOPDIR)/cpu/arm920t/start.S

### Reset () => Clock setting

- CLKDIVN (CLOCK DIVIDER CONTROL REGISTER) 0x4C000014
  - √ [2] reserved
  - √ [1] HDIVN: 0 [HCLK = FCLK], 1 [HCLK = FCLK/2]
  - √ [0] PDIVN : 0 [PCLK = HCLK], 1 [PCLK = HCLK/2]
- FCLK, HCLK, and PCLK
  - ✓ FCLK : ARM920T
  - ✓ HCLK : AHB bus

.(memory ,interrupt ,LCD ,DMA, USB Host controller)

✓ PCLK : APB bus

.(WDT,IIS,I2C,PWM timer,MMC,ADC,UART,GPIO,RTC,SPI)

HDIVN	PDIVN	FCLK	HCLK	PCLK	Divide Ratio
0	0	FCLK	FCLK	FCLK	1:1:1 (default)
0	4	FCLK	FCLK	FCLK/2	1:1:2
1	0	FCLK	FCLK/2	FCLK/2	1:2:2
	1	FCLK	FCLK/2	FCLK/4	1:2:4
					(recommended

- > POWER MODE = NORMAL MODE
- FCLK = MPLL clock(MpII)
- ✓ PLL Control Register(MPLLCON and UPLLCON)
- $\checkmark$  MpII = (m \* Fin)/(p \* 2 S)
- $\checkmark$  m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin =

# Start.S (5) - (TOPDIR)/cpu/arm920t/start.S

#### Reset () => Clock setting

- > MPLLCON 0x4c000004
  - √ [19:12] => MDIV(Main divider) : initial value (0x5c)
  - √ [9:4] => PDIV(pre-divider control) : initial value (0x08)
  - √ [1:0] => SDIV(Post divider control) : initial value (0x00)
- $\rightarrow$  MpII = (m \* Fin)/(p \* 2 S)
  - $\sqrt{m} = (0x5c + 8), p = (0x08 + 2), s = 0x00, Fin = 12Mhz$
  - $\checkmark$  MpII = (m(100) \* Fin(12Mhz)) / (p(10) \* 2  $^{\circ}$ ) => 1200Mhz / 10 =>120Mhz
  - ✓ FCLK = 120Mhz

```
/* FCLK:HCLK:PCLK = 1:2:4 */
/* default FCLK is 120 MHz! */
Idr r0, =CLKDIVN @ 0x4C000014
mov r1, #3 @ HDIVN,PDIVN 1 setting
str r1, [r0] @ FCLK:HCLK:PCLK = 1:2:4 (120M:60M:30MHz)
```

```
#ifdef CONFIG_INIT_CRITICAL @ (TOPDIR)/inculde/configs/smdk2410.h
bl cpu_init_crit @ sub rountine cpu_init_crit .
```

#endif

## Start.S (6) - (TOPDIR)/cpu/arm920t/start.S

### \* Reset () => Memory setting(1)

- <MCR|MRC>{cond} p#,<expression1>,Rd,cRn,cRm{,<expression2>}
  - ✓ MRC : coprocessor register CPU register (L=1)
  - ✓ MCR : CPU register coprocessor register (L=0)
  - √ {cond} : Two character condition mnemonic
  - ✓ p# : coprocessor
  - ✓ <opcode\_1> : coprocessor-specific opcode. <opcode\_1> 0
  - ✓ Rd: CPU register number
  - ✓ cRn and cRm : coprocessor register numbers
  - ✓ <opcode\_2> : coprocessor-specific opcode.

#### > CP15 REGISTER MAP s3c2410 manual

- ✓ REGISTER1(c1): CONTROL REGISTER => page 2-10
- √ REFISTER7(c7): CACHE OPERATIONS => page 2-15
- ✓ REFISTER8(c8): TLB OPRERATIONS => page 2-18

# Start.S (7) - (TOPDIR)/cpu/arm920t/start.S

### 

init_crit:- mov	r0, #0	@ flush:
mcr	p15, 0, r0, c7, c7, 0	@ flush v4 I/D caches
		@ flush v4 TLB
mcr	p15, 0, r0, c8, c7, 0	
		@ s3c2410 datasheet p2-4
mrc	p15, 0, r0, c1, c0, 0	@ disable MMU stuff and caches
bic	r0, r0, #0x00002300	@ clear bits 13, 9:8 (VRS)
bic	r0, r0, #0x00000087	@ clear bits 7, 2:0 (BCAM)
orr	r0, r0, #0x00000002	@ set bit 2 (A)
orr	r0, r0, #0x00001000	@ set bit 12 (I) I-Cache enable
mcr	p15, 0, r0, c1, c0, 0	
mov	ip, Ir	@ BL ir ip
bl	memsetup	@ SDRAM initialize sub rountine
mov	lr, ip	@ sub rountine pc -
mov	pc, Ir	@ ip Ir .

#define BO\_PMC

### nemsetup.S (1) - (TOPDIR)/board/smdk2410/memsetup.S

#### 

/\* BWSCON \*/ #define DW8 (0x0)

#define DW16 (0x1) #define DW32 (0x2)

#define WAIT (0x1<<2)
#define UBLB (0x1<<3)

#define B1\_BWSCON (DW32) /\* bank 1 32bit data bus width \*/

#define B2\_BWSCON (DW16)

#define B3\_BWSCON (DW16 + WAIT + UBLB)

#define B4\_BWSCON (DW16)

#define B5\_BWSCON (DW16)
#define B6\_BWSCON (DW32)

#define B7\_BWSCON (DW32)

#define B0\_Tacp 0x0 7 ° 0cik °7

0x0

/\* normal \*/

## nemsetup.S (2) - (TOPDIR)/board/smdk2410/memsetup.S

### memsetup() => Memory Bank initialize(Bank0 - Bank7)

```
/* BANK1CON */
                                                          /* Oclk */
#define B1_Tacs
                                              0x0
                                                          /* Oclk */
#define B1_Tcos
                                              0x0
#define B1_Tacc
                                              0x7
                                                          /* 14clk */
#define B1_Tcoh
                                                          /* Oclk */
                                              0x0
#define B1 Tah
                                              0x0
                                                          /* Oclk */
#define B1_Tacp
                                              0x0
#define B1_PMC
                                              0x0
/* BANK2CON */
/* BANK3CON */
#define B3 Tacs
                                              0x0
                                                          /* Oclk */
                                                          /* 4clk */
#define B3_Tcos
                                              0x3
#define B3 Tacc
                                              Ox7
                                                          /* 14clk */
#define B3_Tcoh
                                                          /* 1clk */
                                              0x1
                                                          /* Oclk */
#define B3_Tah
                                              0x0
#define B3_Tacp
                                              0x3
                                                           /* 6clk */
                                                          /* normal */
#define B3_PMC
                                              0x0
/* BANK4CON */
/* BANK5CON */
```

#define Trc

# nemsetup.S (1) - (TOPDIR)/board/smdk2410/memsetup.S

```
* memsetup() => Memory Bank initialize(Bank0 - Bank7)
```

@ K4S561632C-TC75 133Mhz		
@ clock cycle 7.5ns(1/133M), T	rcd(RAS to CAS de	lay) 20ns, Trp(row precharge time) 20ns
@ Trc (Row Cycle Time) 65ns, R	efresh period 64m	ns, row addr. Ra0 – Ra12 , column addr. Ca0 – Ca8
#define B6_MT	0x3	@ SDRAM select
#define B6_Trcd	0x1	@ 20ns / 7.5ns => 2.66 cycle=>3cycle
#define B6_SCAN	0x1	@ column addr. Ca0 - Ca8 => 9bit
#define B7_MT	0x3	@ SDRAM select
#define B7_Trcd	0x1	@ 20ns / 7.5ns => 2.66 cycle=>3cycle
#define B7_SCAN	0x1	@ column addr. Ca0 - Ca8 => 9bit
/* REFRESH parameter */		
#define REFEN	0x1	@ Refresh enable
#define TREFMD	0x0	@ CBR(CAS before RAS)/Auto refresh
#define Trp	0х0	@ 20ns / 7.5ns => 2.66 cycle=>3cycle ?? 2 clk
efiliation for a filiperal Caracteria paragraphical assessment fractional Countries of the efiliperal section		States and a base design for 1986 of the parallel confidence in the property of the property of the property of

@ 65ns / 7.5ns => 8.66 cycle => 9cycle ?? 7clk

#define Tchr 0x2 @ 3clk , reserved
@??
/\* period=15.6us(1/64ms), HCLK=60Mhz, (2048+1-15.6\*60) \*/

0x3

#define REFCNT 1113

### nemsetup.S (5) - (TOPDIR)/board/smdk2410/memsetup.S

```
* memsetup() => Memory Bank initialize(Bank0 - Bank7)
_TEXT_BASE:
       .word
               TEXT_BASE
.globl memsetup
                        @ Linker
                                'memsetup' symbol
                                                           export
                        @ memory control configuration
memsetup:
                        @ SMRDATA memory가 가
                                                              flash
                                    . flash _start
                        @ r0
                                                             offset
                        @ ex) SMRDATA(33f80420) - TEXT_BASE(33f80000) = 0x000000420
       ldr
            r0, =SMRDATA @ literal pools data (=)address r0
            r1, _TEXT_BASE@ _TEXT_BASE address
       Ldr
                                               r1
       Sub
            r0, r0, r1
                     @ r0
            r1, =BWSCON @ Bus Width Status Control Register base address r1
       Ldr
           r2, r0, #13*4 @ 13 word Register r0 register r2
       add
O:
                       @ ,13 loop
                                    compare setting(end address)
       ldr
            r3, [r0], #4 @ r07 7 address r3
                                                             rO
                                                                4 フト
       str
            r3, [r1], #4 @ r1 7
                                  address r3
                                                    r1 4 7
            r2, r0
                    @ r2,r0
                                             CPSR setting
       cmp
       bne
            Ob
                        @
                                    loop
                                          ,13 memory
               pc, lr
                      @ memsetup
                                          cpu_init_crit
       mov
```

## nemsetup.S (4) - (TOPDIR)/board/smdk2410/memsetup.S

\* memsetup() => Memory Bank initialize(Bank0 - Bank7)

#### @ 0x00000420

```
SMRDATA:
```

```
.word (0+(B1 BWSCON<<4)+(B2 BWSCON<<8)+(B3 BWSCON<<12)+(B4 BWSCON<<16)+(B5 BWSCON<<20) \
                        +(B6 BWSCON<<24)+(B7 BWSCON<<28))
.word ((B0_Tacs<<13)+(B0_Tcos<<11)+(B0_Tacc<<8)+(B0_Tcoh<<6)+(B0_Tah<<4)+(B0_Tacp<<2)+(B0_PMC))
.word ((B1 Tacs<<13)+(B1 Tcos<<11)+(B1 Tacc<<8)+(B1 Tcoh<<6)+(B1 Tah<<4)+(B1 Tacp<<2)+(B1 PMC))
.word ((B2\_Tacs << 13) + (B2\_Tcos << 11) + (B2\_Tacc << 8) + (B2\_Tcoh << 6) + (B2\_Tah << 4) + (B2\_Tacp << 2) + (B2\_PMC))
.word ((B3\_Tacs << 13) + (B3\_Tcos << 11) + (B3\_Tacc << 8) + (B3\_Tcoh << 6) + (B3\_Tah << 4) + (B3\_Tacp << 2) + (B3\_PMC))
.word ((B4 Tacs<<13)+(B4 Tcos<<11)+(B4 Tacc<<8)+(B4 Tcoh<<6)+(B4 Tah<<4)+(B4 Tacp<<2)+(B4 PMC))
.word ((B5\_Tacs << 13) + (B5\_Tcos << 11) + (B5\_Tacc << 8) + (B5\_Tcoh << 6) + (B5\_Tah << 4) + (B5\_Tacp << 2) + (B5\_PMC))
.word ((B6\_MT << 15) + (B6\_Trcd << 2) + (B6\_SCAN))
.word ((B7\_MT << 15) + (B7\_Trcd << 2) + (B7\_SCAN))
.word ((REFEN < < 23) + (TREFMD < < 22) + (Trp < < 20) + (Trc < < 18) + (Tchr < < 16) + REFCNT)
.word 0x32
                       @ 128MB/128MB, SCLK access
                                                            active, SDRAM power down mode, burst disable
.word 0x30
                       @ burst type(Sequential), CAS latency 3
.word 0x30
                        @ burst type(Sequential), CAS latency 3
```

```
Start.S
                       — (TOPDIR)/cpu/arm920t/start.S
* relocate() => armboot
                                 ram
relocate:
                                    @ relocate armboot to RAM
                                    @ start ldr
                                                       0x33f80000
                                    @ memory
        adr
                  rO, start
                                    @ => SUB r0, PC, #offset to Start, start
        ldr
                  r2, _armboot_start @ _start address (0x33f80000),system.map
        Idr
                  r3, _armboot_end @ armboot_end(0x33f995c8), linker script
```

r2, r0, r2

r2, r3, r2

\* r0 = source address \* r1 = target address

\* r2 = source end address

\*/

r0, r2

r0!, {r3-r10}

r1!, {r3-r10}

copy\_loop

copy\_loop:

ldr r1, \_TEXT\_BASE add

sub

/\*

Idmia

stmia

cmp

ble

flash

.memory

loading address

@ r2 <- armboot memory size @ r1 <- destination address

@ r2 <- source end address

r3-r10 ,write back

,write back check @ destination address? source end address

@ r0가 가

@ r1 가

@ armboot memory size loop

address address r3-r10

Start.S (9) - (TOPDIR)/cpu/arm920t/start.S

\* Stack point 3word abort exception

exception PC CPSR debug

\* Stack point C routine board.c

start\_armboot branch

```
/*CONFIG_STACKSIZE (128*1024), (TOPDIR)/include/configs/smdk2410.h*/
```

/\* set up the stack \*/

ldr

r0, \_armboot\_end @armboot\_end, linker script

add r0, r0, #CONFIG\_STACKSIZE

sub sp, r0, #12 @ leave 3 words for abort-stack


Idr pc, \_start\_armboot @ dram start\_armboot brach

@ dram

\_start\_armboot: .word start\_armboot @(TOPDIR)/lib\_arm/board.c

Start.S (9) - (TOPDIR)/cpu/arm920t/start.S

\* relocate() => map(smdk2410 )



Start.S (10) - (TOPDIR)/cpu/arm920t/start.S

- ❖ Start\_armboot 가 exception routine
- ❖ Arm 가 exception 가
  - > Undefined instruction exception
  - > IRQ exception

```
Start.S (11) - (TOPDIR)/cpu/arm920t/start.S
```

### Undefined instruction exception

```
> coprocessor 가 . instruction
```

#### > CPU actions

```
✓ r14_und = undefined instruction + 4
```

$$\checkmark$$
 CPSR[5:0] = 0b011011

$$\checkmark CPSR[7] = 1$$

$$\checkmark PC = 0x4$$

```
/* exception handlers*/
@ 2 5 , 32byte .

@ 0 .
.align 5
undefined_instruction:
    get_bad_stack @ macro
    bad_save_user_regs @ macro
    bl do_undefined_instruction @ C routine
```

## Start.S (12) - (TOPDIR)/cpu/arm920t/start.S

## Macro get\_bad\_stack

```
.macro get_bad_stack
                                     @ und mode
ldr
         r13, armboot end
                                     @ r13 und
                                                  armboot end address load
add
         r13, r13, #CONFIG_STACKSIZE @ r13_und <= r13_und + 128Kbyte
sub
         r13, r13, #8
                                     @ r13_und <= r13_und - 8
                                                    가 가
         Ir, [r13]
                                     @ r13 und
                                                              address Ir und
str
         Ir, spsr
                                     @ r13 und
                                                     가 가
                                                              address 4
mrs
         Ir, [r13, #4]
                                     @ address spsr_und
str
   mode가 supervisor mode
@
         r13, #MODE_SVC
                                     @ r13_und
                                                       SVC-Mode value
mov
                                     @ spsr_und r13_und
         spsr, r13
msr
         Ir, pc
                                     @ lr und
                                                    DC
mov
         pc, Ir
                                     @ SVS
                                                            instruction
movs
                                                                         pc
.endm
                 undefined exception
                                           , undefined instruction
                                                                      CPSR
@
       PC
                      stack
@
                                                 2word Ir_und,spsr_und
         supervisor mode
@
@ * und undefined excetion
                                                         exception
                                              macro
```

## Start.S (13) - (TOPDIR)/cpu/arm920t/start.S

## \* Macro bad\_save\_user\_regs

```
.macro bad_save_user_regs
                                     @ SVC mode
sub
        sp, sp, #S_FRAME_SIZE
                                     @ stack point (sp_SVC) 72(18words)
stmia sp, {r0 - r12}
                                     <u>@</u>
                                            r0-r12
                                                                stack
ldr
        r2, _armboot_end
                                     @ r2 armboot_end address load
add
     r2, r2, #CONFIG_STACKSIZE
                                   @ r2 <= r2 + 128Kbyte
sub
     r2, r2, #8
                                     @ r2 <= r2 - 8
                                     @ pc(lr_und) -> r2 , cpsr(spsr_und) -> r3
Idmia
        r2, {r2 - r3}
add
         rO, sp, #S_FRAME_SIZE
                                     @ stack point(sp_SVC) + S_FRAME_SIZE -> r0
add
         r5, sp, #S_SP
                                     @ r0-r12
                                                              stack
mov
        r1, Ir
                                     @ Ir SVC -> r1
stmia
         r5, {r0 - r3}
                                     @ sp_SVC, Ir_SVC, pc, cpsr stack
mov
         r0, sp
                                     @
                                                    base address r0
.endm
                 undefined intruction
@
                                              r0-r12,sp,lr,pc,cpsr stack
@ base address r0 do_undefined_instruction()
@ do_undefined_instruction() -> (TOPDIR)/cpu/arm920t/interrupts.c
```

```
U-BOOT
```

Start.S (14) - (TOPDIR)/cpu/arm920t/start.S

```
Do_undefined_instruction
```

```
Pt_regs Stack
```

```
Exception
```

```
(TOPDIR)/include/asm-arm/proc-armv/ptrace.h
```

가


```
long uregs[18];
};
```

struct pt\_regs {

## (TOPDIR)/cpu/arm920t/interrupts.c

```
void do_undefined_instruction (struct pt_regs *pt_regs)
{
         printf ("undefined instruction\n");
         show_regs (pt_regs);
         bad_mode ();
}
```

# Start.S (15) - (TOPDIR)/cpu/arm920t/interrupts.c



## Start.S (11) - (TOPDIR)/cpu/arm920t/start.S

## IRQ exception

- > IRQ pin active
- > CPU actions
  - √ r14\_irq = address of next inst. to be executed + 4
  - ✓ SPSR\_irq = CPSR
  - $\checkmark$  CPSR[5:0] = 0b010010
  - √ CPSR[6] = unchanged
  - $\checkmark CPSR[7] = 1$
  - $\checkmark$  PC = 0x18

```
.align 5
irq:
get_irq_stack
irq_save_user_regs
bl do_irq
irq_restore_user_regs
```

## Start.S (12) - (TOPDIR)/cpu/arm920t/start.S

```
❖ Macro get_irq_stack
```

```
#ifdef CONFIG_USE_IRQ
/* IRQ stack memory (calculated at run-time) */
.globl IRQ_STACK_START
IRQ_STACK_START:
         .word
                  0x0badc0de
         (TOPDIR)/cpu/arm920t/cpu.c cpu_init()
@ (TOPDIR)/lib_arm/board.c start_armboot()
                                            interrupt
                                                      enable
int cpu_init (void)
                                               @ (TOPDIR)/include/configs/smdk2410.h
         / * setup up stack if necessary
                                               @ CONFIG_STACKSIZE_IRQ ,_FIQ(4*1024)
#ifdef CONFIG_USE_IRQ
         IRQ STACK START = armboot end +
                            CONFIG STACKSIZE + CONFIG STACKSIZE IRQ - 4;
         FIQ_STACK_START = IRQ_STACK_START + CONFIG_STACKSIZE_FIQ;
         armboot real end = FIQ STACK START + 4;
#else
         _armboot_real_end = _armboot_end + CONFIG_STACKSIZE;
         /* CONFIG_USE_IRQ */
#endif
         return (0);
```

Start.S (13) - (TOPDIR)/cpu/arm920t/start.S

Macro irq\_save\_user\_regs


```
.macro get_irg_stack
                                                @ setup IRQ stack
         ldr
                   sp, IRQ_STACK_START
         .endm
.macro
         irq_save_user_regs
sub
         sp, sp, #S_FRAME_SIZE
                                      @ stack point (sp_irq) 72(18words)
stmia
         sp, {r0 - r12}
                                             r0-r12
                                                                 stack
add
         r8, sp, #S_PC
                                      @ R8 < - sp_irq + S_PC(60)
                                      @ sp_usr, lr_usr r8 가 stack point-12
stmdb
         r8, {sp, lr}^
str
         Ir, [r8, #0]
                                      @ r8 7 stack point Ir_irq
mrs
         r6, spsr
         r6, [r8, #4]
                                      @ (r8 + 4)가
str
                                                      stack point spsr_irq
                                      @ (r8 + 8)가 stack point
         r0, [r8, #8]
                                                                           (OLD_RO)
str
                                                                  RO
                                                      base address r0
         r0, sp
                                      @
mov
.endm
```

## Start.S (14) - (TOPDIR)/cpu/arm920t/start.S

Macro irq\_restore\_user\_regs

```
void do_irq (struct pt_regs *pt_regs)
{
         printf ("interrupt request\n");
          show_regs (pt_regs);
          bad_mode ();
}
.macro
          irq_restore_user_regs
Idmia
          sp, {r0 - lr}^
                                        @ user mode
                                                              rO-lr
                                                                       stack
         r0, r0
                                        @ dummy instruction
mov
ldr
         Ir, [sp, #S_PC]
                                        @ stack | Ir_irq
                                                                lr_irq
                                                                          ,lr_irq =>
          sp, sp, #S_FRAME_SIZE
add
                                        @ sp_irq
                                                         stack
subs
          pc, Ir, #4
                                        @ spsr_irq cpsr
                                                                return
.endm
```

## Start.S (15) - (TOPDIR)/cpu/arm920t/interrupts.c



## Start.S (16) - (TOPDIR)/cpu/arm920t/start.S

Void reset\_cpu(ulong addr)

```
5
          .align
.globl reset_cpu
reset_cpu:
#ifdef CONFIG S3C2400
                                          @ 2410
#else /* ! CONFIG_S3C2400 */
          mov
                 ip, #0
                 p15, 0, ip, c7, c7, 0
                                          @ I&D cache flush
          mcr
                 p15, 0, ip, c8, c7, 0
                                          @ I&D TLB (v4) flush
          mcr
                 p15, 0, ip, c1, c0, 0
                                          @ get ctrl register
          mrc
                ip, ip, #0x000f
                                          @ Little endian, data cache, fault check, mmu disable
          bic
          bic
                ip, ip, #0x2100
                                          @ exception ->low address,inst. Cache disable
                 p15, 0, ip, c1, c0, 0
                                          @ ctrl register
          mcr
                                          @ r0가 0 software reset
          mov
                 pc, r0
#endif /* CONFIG_S3C2400 */
```

(1)

\*

> OUTPUT

> INPUT

۶

> \_\_asm\_\_ \_volatile\_\_( asms: output : input : clobber);

> \_\_asm\_\_ :

'asm' keyword

volatile\_\_:

> asms :

> Output :

> Input : output

> Clobber : output,input

asms

가

. ANSI

가

%x

asm\_\_\_

input,output

(2)

clobber가 **Asms** output, input, clobber 가 clobber (:) input,clobber가 output output, clobber input input > \_\_asm\_\_ \_volatile\_\_ (asms : output: : clobber); AT&T asms 가 gasm gasm (;) (\n) %0,%1 input,output . Output input %0,%1,... 가 가 \t\n

가

modifier

### OUTPUT/INPUT

- > Output,input constraints
- Constraints

(3)

```
Constraints(gnu- gcc manual
                                       info gcc)
 > "m":
 > "o":
         フト
  "V" :
               가
 > "<":
 > ">":
                      가
          가(
                                     가
 > "r":
 > "d","a","f",...:
 > "I": immediate
 > "n": immediate
 > "I","J","K",..."P":
 > "E": immediate
   가
 > "F": immediate
 > "G","H":
 > "s":
                             immediate
 > "g":
                                                immediate
```

(4)

## Constraints(gnu- gcc manual , info gcc)

- > "0","1","2",..."9" :
- > "p": . "load address" "push address"
- > "Q","R","S",..."U":

## ARM Family Constaints

- > "f":
- > "F": 0.0, 0.5, 1.0, 2.0, 3.0, 4.0, 5.0, 10.0
- > "G":

"F"

> " " | " ;

immediate

. 0-255

2

- > "J" : -4095 4095
- > "K": "I"

> "| " : "|"

(2)

- > "M": 0 32
- > "Q":
- "R" : constant pool
- > "S":

(5)

Modifier(gnu- gcc manual info gcc)

- > "+": , フト : "="

output "+" input/output

가

input

가

"&": "earlyclobber"

input

input

Gcc input 가 output output

output input

가 input

가

가

input

output input output

> "%" : %

> "#":#

가

Constraints

name

M bit

bit

## (1) - (TOPDIR)/cpu/arm920t/cpu.c Cpu.c

& Co-pr	rocessor '	15, register	#1	control	register)	
, , , , , , , , , , , , , , , , , , ,	0003301	15, register		COLLEGE	register)	111700

function

MMU enable

31	iA bit	Asynchronous clock select	iA:0 nF:0 = FastBus, iA:1 nF:0 = Reserved	0	0
30	nF bit	notFastBus select	iA:0 nF:1 = Sync. , iA:1 nF:1 = Async.	0	0
29:15	_	Reserved	Read = unpredictable write= Should be zero	0	O
14	RR bit	Round robin replacement	0= Random , 1= Round robin replacement	0	0
13	V bit	Base location of exception	0= Low addr., 1= High addr.(hardware)	0,1	0
12	l bit	Instruction cache enable	0= instruction cache disable ,1 = enable	0	1
WORLD WELL	Maria seedad ay a tabaya		Englis al Dick all sola Lis Danieles Ballelia de Awardan (1994), el arrecció de la defenica de Dick Dick Dick	ar Andrews Marin	sweet with

Value

**RST** 

0

0

Int

14	RR bit	Round robin replacement	0= Random , 1= Round robin replacement	0	0
13	V bit	Base location of exception	0= Low addr., 1= High addr.(hardware)	0,1	0
12	I bit	Instruction cache enable	0= instruction cache disable ,1 = enable	0	1
11:10		Reserved	Read = 00 , Write = 00	00	00
9	R bit	ROM protection	S:0 R:0 = no access, S:1 R:1= Reserved	0	O
8	S bit	System protection	S:1 R:0= SVC(read only), User(no access) S:0 R:1= SVC(read only), User(read only)	0	0

			Write- Should be zero		
14	RR bit	Round robin replacement	0= Random , 1= Round robin replacement		0
13	V bit	Base location of exception	0= Low addr. , 1= High addr.(hardware)		0
12	l bit	Instruction cache enable	0= instruction cache disable ,1 = enable	0	1
11:10		Reserved	Read = 00 , Write = 00	00	00
9	R bit	ROM protection	S:0 R:0 = no access, S:1 R:1= Reserved	O	O
8	S bit	System protection	S:1 R:0= SVC(read only), User(no access) S:0 R:1= SVC(read only), User(read only)	O	O
	200000000000000000000000000000000000000				

12	l bit	Instruction cache enable	0= instruction cache disable ,1 = enable	0	1
11:10		Reserved	Read = 00 , Write = 00	00	00
9	R bit	ROM protection	S:0 R:0 = no access, S:1 R:1= Reserved	0	O
8	S bit	System protection	S:1 R:0= SVC(read only), User(no access) S:0 R:1= SVC(read only), User(read only)	0	0
7	B bit	Big-endian/little-endian	0 = Little-endian , 1 = big-endian	О	O
6:3		Reserved	Read = 1111 , write = 1111	0	o
2	C bit	Data cache enable	0 = data cache disable , 1 = enable	0	0
1	A bit	Alignment fault enable	0 = fault checking disable , 1 = enable	0	1

8	S bit	System protection	S:0 R:1= SVC(read only), User(read only)	0	O
7	B bit	Big-endian/little-endian	0 = Little-endian , 1 = big-endian	0	0
6:3		Reserved	Read = 1111 , write = 1111	0	0
2	C bit	Data cache enable	0 = data cache disable , 1 = enable	0	0

0 = MMU disable , 1 = enable

```
Cpu.c (2) - (TOPDIR)/cpu/arm920t/cpu.c
```

```
> Co-processor 15 register #1
                                             value
                                                               return
static unsigned long read_p15_c1 (void)
{
         unsigned long value;
         @ inline asm volatile type
                  __asm__ volatile__(
         @ asms :\n
                   "mrc p15, 0, %0, c1, c0, 0 @ read control reg\n"
                                                  value
         @ output:
                   : "=r" (value)
         @ input : none
         @ clobber : input,output
                                                                                 .(stack
                                                  asm
                   : "memory");
#ifdef MMU_DEBUG
         printf ("p15/c1 is = \%08lx\n", value);
#endif
         return value;
```

```
Cpu.c (3) - (TOPDIR)/cpu/arm920t/cpu.c
```

```
> Co-processor 15 register #1 value
static void write_p15_c1 (unsigned long value)
#ifdef MMU_DEBUG
         printf ("write %08lx to p15/c1\n", value);
#endif
         @ inline asm volatile type
         __asm__ volatile__(
         @ asms :\n
                  "mcr p15, 0, %0, c1, c0, 0 @ write it back\n"
         @ output : none
         @ input:
                                              value
                  : "r" (value)
         @ clobber : input,output
                                                 asm
                  : "memory");
         @ co-processor 15
                                   #1 read
                                             .???
         read_p15_c1 ();
```

```
Cpu.c (4) - (TOPDIR)/cpu/arm920t/cpu.c
```

```
cpu.c - cpu_init()
    > Interrupt
                           IRQ,FIQ
                                                                end address
                                   stack
                                                 , armboot
@ IRQ exception
@ CONFIG STACKSIZE
                           (128*1024)
                                                      /* regular stack */
@ CONFIG STACKSIZE IRQ (4*1024)
                                                      /* IRQ stack */
                                                      /* FIQ stack */
@ CONFIG_STACKSIZE_FIQ (4*1024)
int cpu_init (void)
         @ interrupt
                            IRQ,FIQ
                                          stack
         @ armboot end address
                                             interrupt
#ifdef CONFIG_USE_IRQ
         IRQ_STACK_START = _armboot_end +
                           CONFIG_STACKSIZE + CONFIG_STACKSIZE_IRQ - 4;
         FIQ_STACK_START = IRQ_STACK_START + CONFIG_STACKSIZE_FIQ;
         _armboot_real_end = FIQ_STACK_START + 4;
#else
         _armboot_real_end = _armboot_end + CONFIG_STACKSIZE;
         /* CONFIG USE IRQ */
#endif
         return (0);
```

Cpu.c (5) - (TOPDIR)/cpu/arm920t/cpu.c

```
cpu.c - cleanup_before_linux()
```

```
> Linux
                               I/D-cache
                                            disable
                                                         I/D-cache
                                                                      flush
#define C1_DC
                                 (1 < < 2)
                                                      /* dcache off/on */
#define C1 IC
                                 (1 < < 12)
                                                      /* icache off/on */
int cleanup_before_linux (void)
{
          unsigned long i;
           disable_interrupts ();
           @ turn off I/D-cache
           asm ("mrc p15, 0, %0, c1, c0, 0":"=r" (i));
           i \&= \sim (C1\_DC \mid C1\_IC);
           asm ("mcr p15, 0, %0, c1, c0, 0": :"r" (i));
           @ flush I/D-cache
           i = 0;
           asm ("mcr p15, 0, %0, c7, c7, 0": :"r" (i));
          return (0);
```

- Cpu.c (6) (TOPDIR)/cpu/arm920t/cpu.c
- cpu.c do\_reset()
  - > Interrupt,mmu,cache disable mmu cache flush 0 pc

```
int do_reset (cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
          @ start.S
                         function
                                                extern
          extern void reset_cpu (ulong addr);
          @ interrupt (irq/fiq)
                                disable
          disable_interrupts ();
          @ co-processor 15
                                        0x00000000
                                                          pc
          @ mmu,cache flush
                                  disable
          reset_cpu (0);
          /*NOTREACHED*/
          return (0);
```

```
Cpu.c (7) - (TOPDIR)/cpu/arm920t/cpu.c
```

```
cpu.c - icache_enable,disable()
    > 1-cache
                on/off
void icache_enable (void){
         ulong reg;
         reg = read_p15_c1 ();
         cp_delay ();
                                                 @ co-processor
                                                                 delay
         write_p15_c1 (reg | C1_IC);
                                                  @ icache enable
void icache_disable (void){
         ulong reg;
         reg = read_p15_c1 ();
                                                 @ co-processor delay
         cp_delay ();
         write_p15_c1 (reg & ~C1_IC);
                                                  @ icache enable
int icache_status (void) {
         return (read_p15_c1 () & C1_IC) != 0; @ icache7 on
                                                                              return
```

```
Cpu.c (8) - (TOPDIR)/cpu/arm920t/cpu.c
```

```
cpu.c - dcache_enable,disable()
    > d-cache
                on/off
void dcache_enable (void){
         ulong reg;
         reg = read_p15_c1 ();
         cp_delay ();
                                                @ co-processor delay
         write_p15_c1 (reg | C1_DC);
                                                 @ dcache enable
void dcache_disable (void){
         ulong reg;
         reg = read_p15_c1 ();
         cp_delay ();
                                                @ co-processor delay
         reg &= ~C1_DC;
         write_p15_c1 (reg);
                                                 @ dcache enable
int dcache_status (void){
         return (read_p15_c1 () & C1_DC) != 0; @
                                                      dcache가 on
                                                                             return
```

Speed.c (1) - (TOPDIR)/cpu/arm920t/speed.c

### PLL(1)-CPU PLL routine

### S3C2410 datasheet

> S3C2410 MPLL(main PLL), UPLL(USB PLL) 2 가




Figure 7-7. The Clock Distribution Block Diagram

## Speed.c (2) - (TOPDIR)/cpu/arm920t/speed.c

### PLL(2)

> S3C2410 MPLL(main PLL) CLOCK Controller

FCLK, HCLK, PCLK

#### FCLK, HCLK, and PCLK

FCLK is used by ARM920T.

HCLK is used for AHB bus, which is used by the ARM920T, the memory controller, the interrupt controller, the LCD controller, the DMA and the USB host block.

PCLK is used for APB bus, which is used by the peripherals such as WDT, IIS, I2C, PWM timer, MMC interface, ADC, UART, GPIO, RTC and SPI.

The S3C2410X supports selection of Dividing Ratio between FCLK, HLCK and PCLK. This ratio is determined by HDIVN and PDIVN of CLKDIVN control register.

HDIVN	PDIVN	FCLK	HCLK	PCLK	Divide Ratio
0	0	FCLK	FCLK	FCLK	1 : 1 : 1 (Default)
0	1	FCLK	FCLK	FCLK / 2	1:1:2
1	0	FCLK	FCLK / 2	FCLK / 2	1:2:2
1	1	FCLK	FCLK / 2	FCLK / 4	1:2:4 (recommended)

### CLOCK DIVIDER CONTROL (CLKDIVN) REGISTER

Register	Address	R/W	Description	Reset Value
CLKDIVN	0x4C000014	R/W	Clock divider control register	0x000000000

CLKDIVN	Bit	Description	Initial State
Reserved	[2]	Special bus clock ratio for the chip verification.	0
HDIVN	[1]	HCLK has the clock same as the FCLK.     HCLK has the clock same as the FCLK/2.	0
PDIVN	[0]	PCLK has the clock same as the HCLK.     PCLK has the clock same as the HCLK/2.	0

Speed.c (3) - (TOPDIR)/cpu/arm920t/speed.c

### PLL(3)

$$\rightarrow$$
 MpII = (m \* Fin)/(p \* 2<sup>s</sup>)

$$\rightarrow$$
 m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin =

$$\rightarrow$$
 m = (0x5c + 8), p = (0x08 + 2), s = 0x00, Fin = 12Mhz

$$\checkmark$$
 MpII = (m(100) \* Fin(12Mhz)) / (p(10) \* 2 ) => 1200Mhz / 10 =>120Mhz(FCLK)

Register	Address	R/W	Description	Reset Value
MPLLCON	0x4C000004	R/W	MPLL configuration register	0x0005C080
UPLLCON	0x4C000008	R/W	UPLL configuration register	0x00028080

PLLCON	Bit	Description	Initial State
MDIV	[19:12]	Main divider control	0x5C / 0x28
PDIV	[9:4]	Pre-divider control	0x08 / 0x08
SDIV	[1:0]	Post divider control	0x0 / 0x0

NOTE: When you set MPLL&UPLL values simultaneously, set MPLL value first and then UPLL value.

Register Name	Address (B. Endian)	Address (L. Endian)	Acc. Unit	Read/ Write	Function			
Clock & Power Management								
LOCKTIME	0x4C000000	<b>←</b>	W	R/W	PLL Lock Time Counter			
MPLLCON	0x4C000004				MPLL Control			
UPLLCON	0x4C000008				UPLL Control			
CLKCON	0x4C000000C				Clock Generator Control			
CLKSLOW	0x4C000010				Slow Clock Control			
CLKDIVN	0x4C000014				Clock divider Control			

```
Speed.c (4) - (TOPDIR)/cpu/arm920t/speed.c
```

```
$ $3c2410.h - (TOPDIR)/include/s3c2410.h
```

```
> S3c2410 hardware register header .
```

```
S3c24x0.h - (TOPDIR)/include/s3c24x0.h
```

```
Speed.c (5) - (TOPDIR)/cpu/arm920t/speed.c
```

```
speed.c - get_PLLCLK()
                     MPLL.UPLL
                                                       .(MPLL = 0, UPLL = 1)
           setting
static ulong get_PLLCLK(int pllreg)
  S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
  ulong r, m, p, s;
  if (pllreg == MPLL)
                                    @ #define MPLL 0
         r = clk_power->MPLLCON;
                                     @ MPLLCON register read
  else if (pllreg == UPLL)
                                     @ #define UPLL 1
         r = clk_power->UPLLCON;
                                    @ UPLLCON register read
  else
         hang();
                                              (TOPDIR)/lib_arm/board.c
                                     @ error
@MpII = (m * Fin)/(p * 2 S)
@m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin =
 m = ((r \& 0xFF000) >> 12) + 8; @ MDIV[19:12]
  p = ((r \& 0x003F0) >> 4) + 2; @ PDIV[9:4]
  s = r & 0x3:
                                     @ SDIV[1:0]
  return((CONFIG_SYS_CLK_FREQ * m) / (p << s));
} @ CONFIG_SYS_CLK_FREQ = 12000000,(TOPDIR)/include/configs/smdk2410.h
```

return(get\_PLLCLK(UPLL));

```
Speed.c (6) - (TOPDIR)/cpu/arm920t/speed.c
```

```
speed.c - get_FCLK,HCLK,PCLK,UCLK()
         CLOCK
ulong get_FCLK(void){
                                   @ FCLK(MPLL) return
  return(get_PLLCLK(MPLL));
ulong get_HCLK(void){
  S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
@ CLKDIVN register
                        HDIVN bit
                                       1 FCLK/2 0
                                                        FLCK
                                                                  return
  return((clk_power->CLKDIVN & 0x2) ? get_FCLK()/2 : get_FCLK());
ulong get_PCLK(void){
  S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
@ CLKDIVN register
                         PDI VN bit
                                           HCLK/2
                                                     O HLCK
                                                                  return
return((clk_power->CLKDIVN & 0x1) ? get_HCLK()/2 : get_HCLK());
ulong get_UCLK(void){
```

@ UPLL

## nterrupts.c (1) - (TOPDIR)/cpu/arm920t/interrupts.c

```
Interrupts.c – enable,disable_interrupts()
```

```
> Interrupt(IRQ ) enable
                                 disable
void enable_interrupts (void){
        unsigned long temp;
        __asm__ volatile_ ("mrs %0, cpsr\n"
                                                   @ cpsr r0
                            "bic %0, %0, #0x80\n"
                                                   @ I bit clear
                            "msr cpsr_c, %0"
                                                   @ r0
                                                          cpsr
                            : "=r" (temp)
                            : "memory");
int disable_interrupts (void){
        unsigned long old, temp;
        __asm__ volatile__("mrs %0, cpsr\n"
                                                   @ cpsr r0
                            "orr %1, %0, #0xc0\n" @ I bit,F bit set
                            : "=r" (old), "=r" (temp)
                            : "memory");
        return (old & 0x80) == 0;
                                                   @ disable
                                                               1 bit
                                                                         return
}@ disable IRQ interrupt7 enable
                                         1 return
```

## nterrupts.c (2) - (TOPDIR)/cpu/arm920t/interrupts.c

```
Interrupts.c – do_<exception handler>()
```

```
exception
void do_undefined_instruction (struct pt_regs *pt_regs){
          printf ("undefined instruction\n");
                                                    @ console
                                                                         exception
          show_regs (pt_regs);
                                                    @ exception
                                                                       mode reg.
          bad_mode ();
                                                    @ "panic"
                                                                      warm reset
void do_prefetch_abort (struct pt_regs *pt_regs)
void do_data_abort (struct pt_regs *pt_regs)
void do_not_used (struct pt_regs *pt_regs)
void do_fig (struct pt_regs *pt_regs)
void do_irg (struct pt_regs *pt_regs){
          printf ("interrupt request\n");
                                                    @ console
                                                                         exception
          show_regs (pt_regs);
                                                    @ exception
                                                                       mode reg.
                                                    @ "panic"
          bad_mode ();
                                                                      warm reset
```

## nterrupts.c (3) - (TOPDIR)/cpu/arm920t/interrupts.c

- Interrupts.c -bad\_mode(),show\_reg()
  - > Exception mode register bank register console

```
@ struct pt_req (TOPDIR)/include/asm-arm/proc-armv/ptrace.h
void bad_mode (void){
         panic ("Resetting CPU ...\n");
         reset_cpu (0);
                                                 @ warm reset
@ exception
                  mode
                         register bank
                                           register
                                                    console
void show_regs (struct pt_regs *regs){
          @ r0 - r10,fp,ip,sp,lr,pc console
          @ condition code(N,Z,C,V) console
          @ IRQ on/off
                       console
          @ FIQ on/off
                       console
          @ processor mode console
          @ thumb state
                                console
```


## nterrupts.c

## (4) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(1)-timer routine

### S3C2410 datasheet

> S3C2410 16bit timer 5 가



## nterrupts.c (5) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(2)

Timer count(TCNTn)

timer clock




Figure 10-2. Timer Operations

## nterrupts.c

## (6) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(3)

> 4bit DIVIDER & 8bit Prescaler 1,2 가 timer input clock

#### PRESCALER & DIVIDER

An 8-bit prescaler and a 4-bit divider make the following output frequencies:

4-bit divider settings	Minimum resolution (prescaler = 0)	Maximum resolution (prescaler = 255)	Maximum interval (TCNTBn = 65535)	
1/2 (PCLK = 50 MHz)	0.0400 us (25.0000 MHz)	10.2400 us (97.6562 KHz)	0.6710 sec	
1/4 (PCLK = 50 MHz)	0.0800 us (12.5000 MHz)	20.4800 us (48.8281 KHz)	1.3421 sec	
1/8 (PCLK = 50 MHz)	0.1600 us ( 6.2500 MHz)	40.9601 us (24.4140 KHz)	2.6843 sec	
1/16 (PCLK = 50 MHz)	0.3200 us ( 3.1250 MHz)	81.9188 us (12.2070 KHz)	5.3686 sec	

### > 8bit Prescaler 1,2

#### TIMER CONFIGURATION REGISTER0 (TCFG0)

Timer input clock Frequency = PCLK /  $\{prescaler \ value+1\}$  /  $\{divider \ value\}$   $\{prescaler \ value\} = 0~255$   $\{divider \ value\} = 2, 4, 8, 16$ 

Register	Address	R/W	Description	Reset Value
TCFG0	0x51000000	R/W	Configures the two 8-bit prescalers	0x00000000

TCFG0	Bit	Description	Initial State
Reserved	[31:24]		0x00
Dead zone length	[23:16]	These 8 bits determine the dead zone length. The 1 unit time of the dead zone length is equal to that of timer 0.	0x00
Prescaler 1	[15:8]	These 8 bits determine prescaler value for Timer 2, 3 and 4.	0x00
Prescaler 0	[7:0]	These 8 bits determine prescaler value for Timer 0 and 1.	0x00

## nterrupts.c

# (7) - (TOPDIR)/cpu/arm920t/interrupts.c

## Timer(4)

> Timer Divider

,DMA request channel

### **TIMER CONFIGURATION REGISTER1 (TCFG1)**

Register	Address	R/W	Description	Reset Value
TCFG1	0x51000004	R/W	5-MUX & DMA mode selecton register	0x00000000

TCFG1	Bit	Description	Initial State
Reserved	[31:24]		00000000
DMA mode	[23:20]	Select DMA request channel 0000 = No select (all interrupt)	0000
MUX 4	[19:16]	Select MUX input for PWM Timer4. 0000 = 1/2	0000
MUX 3	[15:12]	Select MUX input for PWM Timer3. 0000 = 1/2	0000
MUX 2	[11:8]	Select MUX input for PWM Timer2. 0000 = 1/2	0000
MUX 1	[7:4]	Select MUX input for PWM Timer1. 0000 = 1/2	0000
MUX 0	[3:0]	Select MUX input for PWM Timer0. 0000 = 1/2	0000

# nterrupts.c

# (8) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(5)

### Timer start/stop,reload,update

#### TIMER CONTROL (TCON) REGISTER

Register	Address	R/W	Description	Reset Value
TCON	0x51000008	R/W	Timer control register	0x00000000

TCON	Bit	Description	Initial state
Timer 4 auto reload on/off	[22]	Determine auto reload on/off for Timer 4. 0 = One-shot 1 = Interval mode (auto reload)	0
Timer 4 manual update (note)	[21]	Determine the manual update for Timer 4. 0 = No operation 1 = Update TCNTB4	0
Timer 4 start/stop	[20]	Determine start/stop for Timer 4. 0 = Stop 1 = Start for Timer 4	0
Timer 3 auto reload on/off	[19]	Determine auto reload on/off for Timer 3. 0 = One-shot 1 = Interval mode (auto reload)	0
Timer 3 output inverter on/off	[18]	Determine output inverter on/off for Timer 3. 0 = Inverter off 1 = Inverter on for TOUT3	0
Timer 3 manual update (note)	[17]	Determine manual update for Timer 3. 0 = No operation 1 = Update TCNTB3 & TCMPB3	0
Timer 3 start/stop	[16]	Determine start/stop for Timer 3. 0 = Stop 1 = Start for Timer 3	0
Timer 2 auto reload on/off	[15]	Determine auto reload on/off for Timer 2. 0 = One-shot 1 = Interval mode (auto reload)	0
Timer 2 output inverter on/off	[14]	Determine output inverter on/off for Timer 2. 0 = Inverter off 1 = Inverter on for TOUT2	0
Timer 2 manual update (note)	[13]	Determine the manual update for Timer 2. 0 = No operation	0
Timer 2 start/stop	[12]	Determine start/stop for Timer 2. 0 = Stop 1 = Start for Timer 2	0
Timer 1 auto reload on/off	[11]	Determine the auto reload on/off for Timer1. 0 = One-shot 1 = Interval mode (auto reload)	0
Timer 1 output inverter on/off	[10]	Determine the output inverter on/off for Timer1.  0 = Inverter off	0
Timer 1 manual update (note)	[9]	Determine the manual update for Timer 1. 0 = No operation 1 = Update TCNTB1 & TCMPB1	0
Timer 1 start/stop	[8]	Determine start/stop for Timer 1. 0 = Stop 1 = Start for Timer 1	0

#### TIMER CONTROL (TCON) REGISTER (Continued)

TCON	Bit	Description	Initial state
Reserved	[7:5]	Reserved	
Dead zone enable	[4]	Determine the dead zone operation. 0 = Disable 1 = Enable	0
Timer 0 auto reload on/off	[3]	Determine auto reload on/off for Timer 0. 0 = One-shot 1 = Interval mode(auto reload)	0
Timer 0 output inverter on/off	[2]	Determine the output inverter on/off for Timer 0. 0 = Inverter off 1 = Inverter on for TOUT0	0
Timer 0 manual update (note)	[1]	Determine the manual update for Timer 0. 0 = No operation 1 = Update TCNTB0 & TCMPB0	0
Timer 0 start/stop	[0]	Determine start/stop for Timer 0. 0 = Stop 1 = Start for Timer 0	0

# nterrupts.c

# (9) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(6)

#### Timer routine

#### S3C2410 Datasheet

#### TIMER 4 COUNT BUFFER REGISTER (TCNTB4)

Register	Address	R/W	Description	Reset Value
TCNTB4	0x5100003C	R/W	Timer 4 count buffer register	0x00000000

TCNTB4	Bit	Description	Initial State
Timer 4 count buffer register	[15:0]	Set count buffer value for Timer 4	0x00000000

#### TIMER 4 COUNT OBSERVATION REGISTER (TCNTO4)

Register	Address	R/W	Description	Reset Value
TCNTO4	0x51000040	R	Timer 4 count observation register	0x00000000

TCNTO4	Bit	Description	Initial State
Timer 4 observation register	[15:0]	Set count observation value for Timer 4	0x00000000

# nterrupts.c

# (10) - (TOPDIR)/cpu/arm920t/interrupts.c

### Timer(7)

> Timer register

Register Name	Address (B. Endian)	Address (L. Endian)	Acc. Unit	Read/ Write	Function
PWM Timer					
TCFG0	0x51000000	←	W	R/W	Timer Configuration
TCFG1	0x51000004				Timer Configuration
TCON	0x51000008				Timer Control
TCNTB0	0x5100000C				Timer Count Buffer 0
TCMPB0	0x51000010				Timer Compare Buffer 0
TCNTO0	0x51000014			R	Timer Count Observation 0
TCNTB1	0x51000018			R/W	Timer Count Buffer 1
TCMPB1	0x5100001C				Timer Compare Buffer 1
TCNTO1	0x51000020			R	Timer Count Observation 1
TCNTB2	0x51000024			R/W	Timer Count Buffer 2
TCMPB2	0x51000028				Timer Compare Buffer 2
TCNTO2	0x5100002C			R	Timer Count Observation 2
TCNTB3	0x51000030			R/W	Timer Count Buffer 3
TCMPB3	0x51000034				Timer Compare Buffer 3
TCNTO3	0x51000038			R	Timer Count Observation 3
TCNTB4	0x5100003C			R/W	Timer Count Buffer 4
TCNTO4	0x51000040			R	Timer Count Observation 4

### nterrupts.c (11) - (TOPDIR)/cpu/arm920t/interrupts.c

```
$ $3c2410.h - (TOPDIR)/include/s3c2410.h
```

```
$ S3c24x0.h - (TOPDIR)/include/s3c24x0.h
```

} /\*\_\_attribute\_\_((\_\_packed\_\_))\*/ S3C24X0\_TIMERS;

### nterrupts.c (12) - (TOPDIR)/cpu/arm920t/interrupts.c

```
Interrupts.c - interrupt_init()
    > Timer4
                             .(timer4
int interrupt_init (void){
         S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS();
         @ timer register base address -> timers
                                                 @ timer2,3,4 prescaler 15(0xf)
         timers->TCFG0 = 0x0f00:
         if (timer_load_val == 0)
                                                 @ init. Value = 0
@ 10ms clock period : PCLK /{prescaler + 1}/divider => PCLK / {prescaler + 1} * divider
@ get PCLK = 50Mhz, 4 bit divider default vale = ½, prescaler = 15(0x0f) + 1
@ PCLK 50Mhz => 50000000hz/16*2 = 1562500hz => 0.64us(1cycle) x 1562500 = 1sec
                   timer_load_val = get_PCLK()/(2 * 16 * 100);
          }
         lastdec = timers->TCNTB4 = timer_load_val; @ TCNTB = 15625(10ms)
@ Timer4 => autoload,manual update,timer stop
         timers->TCON = (timers->TCON \& -0x0700000) | 0x600000);
@ Timer4 => autoload, timer start,
                                                  timer4 가
                                         10ms
         timers->TCON = (timers->TCON & \sim0x0700000) | 0x500000;
         timestamp = 0;
         return (0);
```

# nterrupts.c (13) - (TOPDIR)/cpu/arm920t/interrupts.c

```
(1)
  Interrupts.c - timer
    > Timer
                setting
                            reset
static inline ulong READ_TIMER(void)
               timer4 count
         S3C24X0_TIMERS * const timers = S3C24X0_GetBase_TIMERS();
         return (timers->TCNTO4 & 0xffff); @ 16bit timer(real counter)
void set_timer (ulong t)
          @ time value start
                              setting
                                        . time
                                                        timestamp
         timestamp = t;
}
void reset_timer_masked (void) {
         @ timer
                                                            timestamp
                                                                             clear
                    reset
                                          count
         lastdec = READ_TIMER();
         timestamp = 0;
void reset_timer (void)
                                                             timestamp
          @ timer
                     reset
                                           count
                                                                              clear
         reset_timer_masked ();
```

```
U-BOOT
```

# nterrupts.c (14) - (TOPDIR)/cpu/arm920t/interrupts.c

```
Interrupts.c - timer
                                (2)
              Timer value
ulong get_timer_masked (void)
         ulong now = READ_TIMER();
                                                   timer count
                                                                         . ( count)
     timer count
                       timer count
@
         if (lastdec >= now) {
@ normal mode,
                  timer count - timer count(ex: 15000 - 14990 => timestamp + 10)
                   timestamp += lastdec - now;
         } else {
@ overflow
           , timer count + timer setting - timer count(ex: 10 + 15625 - 15600 = > 35)
                   timestamp += lastdec + timer_load_val - now;
         }
         lastdec = now;
                                                     timer count
                                                                   count value
         return timestamp;
                                                       time value return
                                                @
ulong get_timer (ulong base) {
         return get_timer_masked () - base;
```

return tbclk;

# nterrupts.c (15) - (TOPDIR)/cpu/arm920t/interrupts.c

```
Interrupts.c - timer
                                 (3)
    > 1sec
                     timer value
unsigned long long get_ticks(void)
         return get_timer(0);
@ #define
                   CFG_HZ 1562500;(TOPDIR)/include/configs/smdk2410.h???
ulong get_tbclk (void)
         ulong tbclk;
#if defined(CONFIG_SMDK2400) | | defined(CONFIG_TRAB)
         tbclk = timer load val * 100; @
#elif defined(CONFIG_SMDK2410) || defined(CONFIG_ATB2410) || defined(CONFIG_VCMA9)
         tbclk = CFG HZ;
                                       @ 10ms(15625) * 100 = 1sec(CFG_HZ)
#else
#error "tbclk not configured"
#endif
```

#### (16) - (TOPDIR)/cpu/arm920t/interrupts.c nterrupts.c

```
Interrupts.c - udelay
```

```
> Us
              delay
@timer_load_val(10ms) = 15625
@1ms = 1562.5 , 100us = 156.25 , 10us = 15.625 , 1us = 1.5625
@usec = 10us가
@usec/1000 = 0.01
@tmo(0.01) * (15625 *100) = 15625
@tmo = 15625 /1000 = 15.625
     count value + 15.625
@15 timer clock delay .=>0.64us x 15 = 10us
void udelay (unsigned long usec) {
         ulong tmo;
         tmo = usec / 1000;
         tmo *= (timer_load_val * 100);
         tmo /= 1000;
         tmo += get\_timer(0);
         while (get_timer_masked () < tmo);
```

# Serial.c (1) - (TOPDIR)/cpu/arm920t/serial.c

#### serial(1)-serial routine

#### S3C2410 datasheet

> S3C2410 16byte-FIFO 가

3 UART

가 .(IRDA Driver

Function Register Address Address Acc. Read/ Name (B. Endian) (L. Endian) Unit Write UART ULCON0 0x50000000 w R/W UART 0 Line Control LICONO 0x500000004 UART 0 Control UFCON0 0x500000008 UART 0 FIFO Control UMCONO 0x5000000C UART 0 Modern Control UTRSTAT0 0x50000010 R UART 0 Tx/Rx Status UERSTATO 1 0x50000014 UART 0 Rx Error Status UESTATO UART 0 FIFO Status 0x50000018 0x5000001C UMSTATO UART 0 Modern Status UTXHO 0x50000023 0x50000020 в w UART 0 Transmission Hold URXHO 0x50000027 0x50000024 R UART 0 Receive Buffer **UBRDIVO** 0x50000028 UART 0 Baud Rate Divisor w R/W ULCON1 0x50004000 W R/W UART 1 Line Control UCON1 0x50004004 UART 1 Control UFCON1 0x50004008 UART 1 FIFO Control UMCON1 0x5000400C UART 1 Modem Control UTRSTAT1 0x50004010 UART 1 Tx/Rx Status UERSTAT1 0x50004014 UART 1 Rx Error Status UFSTAT1 0x50004018 UART 1 FIFO Status UMSTAT1 0x5000401C UART 1 Modern Status UTXH1 0x50004023 0x50004020 В w **UART 1 Transmission Hold** 0x50004024 URXH1 0x50004027 R UART 1 Receive Buffer UBRDIV1 0x50004028 w R/W UART 1 Baud Rate Divisor ULCON2 0x50008000 w R/W UART 2 Line Control UCON2 0x50008004 UART 2 Control UECON2 0x50008008 UART 2 FIFO Control UTRSTAT2 0x50008010 R UART 2 Tx/Rx Status UERSTAT2 0x50008014 UART 2 Rx Error Status UFSTAT2 0x50008018 UART 2 FIFO Status UTXH2 0x50008023 0x50008020 в w UART 2 Transmission Hold URXH2 0x50008027 0x50008024 R UART 2 Receive Buffer UBRDIV2 0x50008028 w R/W UART 2 Baud Rate Divisor

# Serial.c (2) - (TOPDIR)/cpu/arm920t/serial.c

### serial(2)-ULCON

> UART serial ( bit,stop bit,parity, Normal/Irda) register

Register	Address	R/W	Description	Reset Value
ULCON0	0x50000000	R/W	UART channel 0 line control register	0x00
ULCON1	0x50004000	R/W	UART channel 1 line control register	0x00
ULCON2	0x50008000	R/W	UART channel 2 line control register	0x00

ULCONn	Bit	Description	Initial State
Reserved	[7]		0
Infra-Red Mode	[6]	Determine whether or not to use the Infra-Red mode.  0 = Normal mode operation 1 = Infra-Red Tx/Rx mode	0
Parity Mode	[5:3]	Specify the type of parity generation and checking during UART transmit and receive operation.  0xx = No parity 100 = Odd parity 101 = Even parity 110 = Parity forced/checked as 1 111 = Parity forced/checked as 0	000
Number of Stop Bit	[2]	Specify how many stop bits are to be used for end-of-frame signal.  0 = One stop bit per frame 1 = Two stop bit per frame	O
Word Length	[1:0]	Indicate the number of data bits to be transmitted or received per frame.  00 = 5-bits	00

Send Break

Signal

#### Serial.c (TOPDIR)/cpu/arm920t/serial.c

### serial(3)-UCON

>		UAR	.T	oaud rate clock,t	x/rx inte	errupt ty	γре	,error,mode
Register	A	ddress	R/W	Description	Reset Value	Transmit Mode	[3:2]	Determine which function is cur
UCON0	0x5	0000004	R/W	UART channel 0 control register	0x00		1 .	transmit buffer register.
UCON1	0x5	0004004	R/W	UART channel 1 control register	0x00		1	00 = Disable 01 = Interrupt request or polling
UCON2	0x5	0008004	R/W	UART channel 2 control register	0x00		1	10 = DMA0 request (Only for U
								DMA3 request (Only for U 11 = DMA1 request (Only for U
UCONn	Bit			Description	Initial State	Receive Mode	[1:0]	
Clock Selection	[10]	Select PO	CLK or UC	LK for the UART baud rate.	0		1	receive buffer register.
				n = (int)(PCLK / (bps x 16) ) -1 : UBRDIVn = (int)(UCLK / (bps x 16) ) -1				00 = Disable 01 = Interrupt request or polling 10 = DMA0 request (Only for U
Tx Interrupt Type	[9]	Interrupt	request typ	De.		1	DMA3 request (Only for U	
		empty in mode.) 1 = Level	Non-FIFO (Interrupt	is requested as soon as the Tx buffer becomes mode or reaches Tx FIFO Trigger Level in FIFO is requested while Tx buffer is empty in Non-FIFO x FIFO Trigger Level in FIFO mode.)				11 = DMA1 request (Only for U
Rx Interrupt Type	[8]	0 = Pulse in Non-Fl 1 = Level	FO mode (Interrupt	pe. is requested the instant Rx buffer receives the date or reaches Rx FIFO Trigger Level in FIFO mode.) is requested while Rx buffer is receiving data in reaches Rx FIFO Trigger Level in FIFO mode.)	O a			
Rx Time Out Enable	[7]		is a receiv	time out interrupt when UART FIFO is enabled. The e interrupt. 1 = Enable	0			
Rx Error Status nterrupt Enable	[6]	Enable th	e UART to frame erro	o generate an interrupt upon an exception, such as r, parity error, or overrun error during a receive	0			
				e receive error status interrupt. ve error status interrupt.				
_oopback Mode	[5]	Setting lo	opback bi	t to 1 causes the UART to enter the loopback mode	. 0			

This mode is provided for test purposes only. 0 = Normal operation 1 = Loopback mode

0 = Normal transmit 1 = Send break signal

Setting this bit causes the UART to send a break during 1 frame time.

This bit is automatically cleared after sending the break signal.

0

	-	The first of the first and the	
Transmit Mode	[3:2]	Determine which function is currently able to write Tx data to the UART transmit buffer register.  00 = Disable 01 = Interrupt request or polling mode 10 = DMA0 request (Only for UART0), DMA3 request (Only for UART2) 11 = DMA1 request (Only for UART1)	00
Receive Mode	[1:0]	Determine which function is currently able to read data from UART receive buffer register.  00 = Disable 01 = Interrupt request or polling mode 10 = DMA0 request (Only for UART0), DMA3 request (Only for UART2) 11 = DMA1 request (Only for UART1)	00
			Anna Santa

register

# Serial.c (4) - (TOPDIR)/cpu/arm920t/serial.c

### serial(4)-UFCON

> UART FIFO register

Register	Address	R/W	Description	Reset Value
UFCON0	0x50000008	R/W	UART channel 0 FIFO control register	0x0
UFCON1	0x50004008	R/W	UART channel 1 FIFO control register	0x0
UFCON2	0x50008008	R/W	UART channel 2 FIFO control register	0x0

UFCONn	Bit	Description	Initial State
Tx FIFO Trigger Level	[7:6]	Determine the trigger level of transmit FIFO.  00 = Empty 01 = 4-byte  10 = 8-byte 11 = 12-byte	00
Rx FIFO Trigger Level	[5:4]	Determine the trigger level of receive FIFO.  00 = 4-byte 01 = 8-byte  10 = 12-byte 11 = 16-byte	00
Reserved	[3]		0
Tx FIFO Reset	[2]	Auto-cleared after resetting FIFO 0 = Normal 1= Tx FIFO reset	0
Rx FIFO Reset	[1]	Auto-cleared after resetting FIFO 0 = Normal 1= Rx FIFO reset	0
FIFO Enable	[0]	0 = Disable 1 = Enable	0

# Serial.c (5) - (TOPDIR)/cpu/arm920t/serial.c

### serial(5)-UMCON

> UARTO,1 AUTO FLOW CONTOL(RTS) REGISTER

Register	Address	R/W	Description	Reset Value
UMCON0	0x5000000C	R/W	UART channel 0 Modem control register	0x0
UMCON1	0x5000400C	R/W	UART channel 1 Modem control register	0x0
Reserved	0x5000800C	-	Reserved	Undef

UMCONn	Bit	Description	Initial State
Reserved	[7:5]	These bits must be 0's	00
Auto Flow Control (AFC)	[4]	0 = Disable 1 = Enable	0
Reserved	[3:1]	These bits must be 0's	00
Request to Send	[0]	If AFC bit is enabled, this value will be ignored. In this case the S3C2410X will control nRTS automatically. If AFC bit is disabled, nRTS must be controlled by software.  0 = 'H' level (Inactivate nRTS)	0

# Serial.c (6) - (TOPDIR)/cpu/arm920t/serial.c

### serial(6)-UTRSTAT

> UART TX/RX STATUS REGISTER

Register	Address	R/W	Description	Reset Value
UTRSTAT0	0x50000010	R	UART channel 0 Tx/Rx status register	0x6
UTRSTAT1	0x50004010	R	UART channel 1 Tx/Rx status register	0x6
UTRSTAT2	0x50008010	R	UART channel 2 Tx/Rx status register	0x6

UTRSTATn	Bit	Description	Initial State
Transmitter empty	[2]	Set to 1 automatically when the transmit buffer register has no valid data to transmit and the transmit shift register is empty. 0 = Not empty 1 = Transmitter (transmit buffer & shifter register) empty	1
Transmit buffer empty	[1]	Set to 1 automatically when transmit buffer register is empty.  0 =The buffer register is not empty 1 = Empty (In Non-FIFO mode, Interrupt or DMA is requested. In FIFO mode, Interrupt or DMA is requested, when Tx FIFO Trigger Level is set to 00 (Empty))  If the UART uses the FIFO, users should check Tx FIFO Count bits and Tx FIFO Full bit in the UFSTAT register instead of this bit.	1
Receive buffer data ready	[0]	Set to 1 automatically whenever receive buffer register contains valid data, received over the RXDn port.  0 = Empty 1 = The buffer register has a received data (In Non-FIFO mode, Interrupt or DMA is requested)  If the UART uses the FIFO, users should check Rx FIFO Count bits and Rx FIFO Full bit in the UFSTAT register instead of this bit.	О

# Serial.c (7) - (TOPDIR)/cpu/arm920t/serial.c

### serial(7)-UMSTAT

> UARTO,1 AUTO FLOW CONTOL(CTS) REGISTER

Register	Address	R/W	Description	Reset Value
UMSTAT0	0x5000001C	R	UART channel 0 Modern status register	0x0
UMSTAT1	0x5000401C	R	UART channel 1 Modern status register	0x0
Reserved	0x5000801C	-	Reserved	Undef

UMSTAT0	Bit	Description	Initial State
Reserved	[3]		0
Delta CTS	[2]	Indicate that the nCTS input to the S3C2410X has changed state since the last time it was read by CPU. (Refer to Figure 11-8.)  0 = Has not changed  1 = Has changed	0
Reserved	[1]		0
Clear to Send	[0]	0 = CTS signal is not activated (nCTS pin is high.) 1 = CTS signal is activated (nCTS pin is low.)	0

# Serial.c (8) - (TOPDIR)/cpu/arm920t/serial.c

### \* serial(8)-UFCON

### UART TX/RX BUFFER REGISTER

Register	Address	R/W	Description	Reset Value
UTXH0	0x50000020(L)	W	UART channel 0 transmit buffer register	_
	0x50000023(B)	(by byte)		
UTXH1	0x50004020(L)	W	UART channel 1 transmit buffer register	_
	0x50004023(B)	(by byte)		
UTXH2	0x50008020(L)	W	UART channel 2 transmit buffer register	_
	0x50008023(B)	(by byte)		

UTXHn	Bit	Description	Initial State
TXDATAn	[7:0]	Transmit data for UARTn	_

Register	Address	R/W	Description	Reset Value
URXH0	0x50000024(L)	R	UART channel 0 receive buffer register	_
	0x50000027(B)	(by byte)		
URXH1	0x50004024(L)	R	UART channel 1 receive buffer register	-
	0x50004027(B)	(by byte)		
URXH2	0x50008024(L) 0x50008027(B)	R (by byte)	UART channel 2 receive buffer register	-

URXHn	Bit	Description	Initial State
RXDATAn	[7:0]	Receive data for UARTn	_

## Serial.c (9) - (TOPDIR)/cpu/arm920t/serial.c

### serial(9)-UBRDIV

- > UART BAUD RATE DIVISIOR REGISTER
- $\rightarrow$  UBRDIVn = (INT)(PCLK / (BPS X16)) -1
- ➤ UBRDIVn = (INT)(UCLK / (BPS X16)) -1
- $\rightarrow$  EX)UCLK(40MHZ) => (40000000 / (115200 X 16)) 1 = 21.7 1 = 21 1 = 20

Register	Address	R/W	Description	Reset Value
UBRDIV0	0x50000028	RW	Baud rate divisior register 0	-
UBRDIV1	0x50004028	RW	Baud rate divisior register 1	-
UBRDIV2	0x50008028	RW	Baud rate divisior register 2	-

UBRDIVn	Bit	Description	Initial State
UBRDIV	[15:0]	Baud rate division value UBRDIVn >0	-

Serial.c (10) - (TOPDIR)/cpu/arm920t/serial.c

```
$ $3c2410.h - (TOPDIR)/include/s3c2410.h
$ $3c2410 hardware register header
....
##define $3C24X0_UART_BASE 0x50000000
....

static inline $3C24X0_UART * const $3C24X0_GetBase_UART($3C24X0_UARTS_NR nr)
```

return (S3C24X0\_UART \* const)(S3C24X0\_UART\_BASE + (nr \* 0x4000));

## Serial.c (11) - (TOPDIR)/cpu/arm920t/serial.c

```
$ S3c24x0.h - (TOPDIR)/include/s3c24x0.h
```

} /\*\_\_attribute\_\_((\_\_packed\_\_))\*/ S3C24X0\_UART;

```
> S3c2410,S3C2400
                                             hardware
                                                                              header
typedef struct {
          S3C24X0 REG32
                               ULCON:
          S3C24X0 REG32
                               UCON:
          S3C24XO_REG32
                               UFCON;
          S3C24X0 REG32
                               UMCON:
          S3C24X0 REG32
                               UTRSTAT:
          S3C24X0_REG32
                               UERSTAT;
          S3C24X0 REG32
                               UFSTAT:
          S3C24X0 REG32
                               UMSTAT:
#ifdef __BIG_ENDIAN
                               res1[3];
          S3C24X0 REG8
          S3C24XO_REG8
                               UTXH;
          S3C24X0_REG8
                               res2[3];
          S3C24X0 REG8
                               URXH:
#else /* Little Endian */
          S3C24X0_REG8
                               UTXH;
          S3C24X0 REG8
                               res1[3];
          S3C24XO_REG8
                               URXH;
          S3C24X0_REG8
                               res2[3];
#endif
          S3C24X0_REG32
                               UBRDIV;
```

### Serial.c (12) - (TOPDIR)/cpu/arm920t/serial.c

Global\_data.h = (TOPDIR)/include/asm-arm/global\_data.h

```
struct global_data {
typedef
                             *bd:
         bd t
         unsigned long
                             flags;
         unsigned long
                             baudrate;
         unsigned long
                             have_console; /* serial_init() was called */
         unsigned long
                             reloc_off; /* Relocation Offset */
         unsigned long
                             env_addr; /* Address of Environment struct */
         unsigned long
                             env_valid; /* Checksum of Environment valid? */
         unsigned long
                             fb_base; /* base address of frame buffer */
#ifdef CONFIG_VFD
         unsigned char
                            vfd_type; /* display type */
#endif
} gd_t;
#define DECLARE_GLOBAL_DATA_PTR
                                     register gd_t *gd asm ("r8")
```

### Serial.c (13) - (TOPDIR)/cpu/arm920t/serial.c

Serial.c - Serial\_setbrg(),serial\_init()

```
Console
                  UART
void serial_setbrg (void){
          DECLARE_GLOBAL_DATA_PTR;
                                                                    @ global struct point
          S3C24X0 UART * const uart = S3C24X0 GetBase UART(UART NR); @ console UART
          int i:
          unsigned int reg = 0;
@CONFIG_BAUDRATE=115200 <= (TOPDIR)/include/configs/smdk2410.h
@init baudrate() <= (TOPDIR)/lib arm/board.c
@UBRDIVn = (int)((PCLK)/(bps x 16)) -1 = (50000000/(115200 x 16)) -1 = 26
          reg = get_PCLK() / (16 * gd->baudrate) - 1; /* FIFO enable, Tx/Rx FIFO clear */
          uart->UFCON = 0x07:
                                           @FIFO enable, Tx/Rx FIFO clear
                                           @no auto flow contol
          uart -> UMCON = 0x0;
          uart->ULCON = 0x3:
                                           @Normal,no parity,1stop,8bit
@PCLK,tx=level,rx=edge,disable timeout int.,enable rx error int.,normal,interrupt or polling
          uart->UCON = 0x245:
                                           @baud rate
                                                         ,115200bps
          uart->UBRDIV = reg;
          for (i = 0; i < 100; i++);
                                           @delay
int serial_init (void){
          serial_setbrg();
          return (0);
```

### Serial.c (14) - (TOPDIR)/cpu/arm920t/serial.c

while (\*s) { serial\_putc (\*s++);}

```
Serial.c - Serial_gets(), Serial_putc(), Serial_tstc(), Serial_puts()
```

```
Console
                                        string
int serial getc (void) {
           S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR);
                                               data가
                                                                      가 data
           @ receive buffer register
                                                                                  rx buffer
                                                                                                  return
           while (!(uart->UTRSTAT & 0x1)):
           return uart->URXH & 0xff;
}
void serial_putc (const char c){
           S3C24XO_UART * const uart = S3C24XO_GetBase_UART(UART_NR);
                                                          @ tx buffer register?
           while (!(uart->UTRSTAT & 0x2));
                                                          @ tx data
           uart->UTXH = c:
                                                          @ tx data7 new line
           if (c == '\n')
                                                                                    return
                       serial_putc ('\r');
}
int serial_tstc (void) { @ receive buffer register
                                                       data가
           S3C24X0_UART * const uart = S3C24X0_GetBase_UART(UART_NR);
           return uart->UTRSTAT & 0x1;
}
voidserial_puts (const char *s){
           @ tx data가 null
```

# (TOPDIR)/board/smdk2410 directory Memsetup.S

Smdk2410.c

Flash.c

smdk2410.c (1) - (TOPDIR)/board/smdk2410/smdk2410.c c

Global\_data.h = (TOPDIR)/include/asm-arm/global\_data.h

```
typedef
         struct global_data {
                             *bd:
         bd t
         unsigned long
                             flags;
         unsigned long
                             baudrate;
         unsigned long
                             have console; /* serial init() was called */
         unsigned long
                             reloc_off; /* Relocation Offset */
         unsigned long
                             env_addr; /* Address of Environment struct */
         unsigned long
                             env_valid; /* Checksum of Environment valid? */
         unsigned long
                             fb_base; /* base address of frame buffer */
#ifdef CONFIG_VFD
         unsigned char
                            vfd_type; /* display type */
#endif
} gd_t;
#define DECLARE_GLOBAL_DATA_PTR
                                      register gd_t *gd asm ("r8")
```

smdk2410.c (2) - (TOPDIR)/board/smdk2410/smdk2410.c c

U\_boot.h - (TOPDIR)/include/asm-arm/u\_boot.h

```
#ifndef _U_BOOT_H_
#define _U_BOOT_H_
typedef struct bd info {
  int
                   bi_baudrate;
                                                /* serial console baudrate */
  unsigned long bi_ip_addr;
                                                /* IP Address */
  unsigned char bi_enetaddr[6];
                                                /* Ethernet adress */
  struct environment_s
                                 *bi_env;
                                                /* unique id for this board */
  ulong
        bi_arch_number;
  ulong
             bi_boot_params;
                                                /* where this board expects params */
                                                /* RAM configuration */
  struct
         ulong start;
         ulong size;
  } bi_dram[CONFIG_NR_DRAM_BANKS];
} bd_t;
#define bi_env_data bi_env->data
#define bi_env_crc bi_env->crc
#endif /* U BOOT H */
```

smdk2410.c (3) - (TOPDIR)/board/smdk2410/smdk2410.c

```
#define FCLK_SPEED 1
#if FCLK_SPEED==0
                           /* Fout = 203MHz, Fin = 12MHz for Audio */
#elif FCLK SPEED==1
                                     /* Fout = 202.8MHz */
#define M MDIV
                  0xA1
#define M PDIV
                  0x3
#define M_SDIV
                  0x1
#endif
#define USB_CLOCK 1
#if USB_CLOCK==0
#elif USB_CLOCK==1
#define U_M_MDIV 0x48
#define U_M_PDIV 0x3
#define U M SDIV 0x2
#endif
```

### smdk2410.c (4) - (TOPDIR)/board/smdk2410/smdk2410.c

```
int board_init (void){
         DECLARE GLOBAL DATA PTR:
         S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
         S3C24X0 GPIO * const gpio = S3C24X0 GetBase GPIO():
         /* to reduce PLL lock time, adjust the LOCKTIME register */
         clk_power->LOCKTIME = 0xFFFFFF;
@ configure MPLL = (m * Fin)/(p * 2^S), m = (MDIV + 8), p = (PDIV + 2), s = SDIV, Fin = (MDIV + 8)
@ FCLK = ((0xa1 + 8) * 12Mhz)/((0x03+2) * 2^{-1}) = 2028/10 = 202.8Mhz
         clk_power->MPLLCON = ((M_MDIV << 12) + (M_PDIV << 4) + M_SDIV);
         /* some delay between MPLL and UPLL */
         delay (4000);
@ UCLK = ((0x48 + 8) * 12Mhz)/((0x03+2) * 2^{2}) = 960/20 = 48Mhz
         clk_power->UPLLCON = ((U_M_MDIV << 12) + (U_M_PDIV << 4) + U_M_SDIV);
         /* some delay between MPLL and UPLL */
         delay (8000);
```

### smdk2410.c (5) - (TOPDIR)/board/smdk2410/smdk2410.c

```
qpio->GPACON = 0x007FFFFF; @ GPA22-0 : 가
                                                              (bus
        qpio->GPBCON = 0x00044555; @ GPB10.8.6 : input, GPB9.7.5.4.3.2.1.0 : output
         gpio->GPBUP = 0x000007FF; @ GPB10-0 : pull-up disable
                                                            (lcd
        gpio->GPCCON = 0xAAAAAAAA; @ GPC15-0:
                                                    가
         gpio->GPCUP = 0x0000FFFF; @ GPC15-0 : pull-up disable
        gpio->GPDCON = 0xAAAAAAAA; @ GPD15-0:
                                                    가
                                                              (lcd
         gpio->GPDUP = 0x0000FFFF; @ GPD15-0 : pull-up disable
         gpio->GPECON = 0xAAAAAAAA; @ GPE15-0 :
                                                   bus
        gpio->GPEUP = 0x0000FFFF; @ GPE15-0 : pull-up disable
        gpio->GPFCON = 0x000055AA; @ GPF3-0 : EINT3-0 , GPF7-4 = output
        gpio->GPFUP = 0x000000FF; @ GPF7-0 : pull-up disable
@GPG15-12: nYPON,YMON,nXPON,xMON, GPG11: EINT19, GPG10,9,8: output,
@GPG7: SPICLK1, GPG6:SPIMOSI1, GPG4:SPIMISO1, GPG3,1,0:EINT11,9,8, GPG2:nSS0
        gpio->GPGCON = 0xFF95FFBA;
         gpio->GPGUP = 0x0000FFFF; @ GPG15-0 = pull-up disable
@ GPH10-8:output, GPH7:nCTS1, GPH6:nRTS1, GPH5:RXD1, GPH4:TXD1, GPH3:RXD0,GPH2:TXD0
@ GPH1:nRTS0, GPH0:nCTS0
        gpio->GPHCON = 0x002AFAAA;
        gpio->GPHUP = 0x000007FF; @ GPH10-0 = pull-up disable
```

## smdk2410.c (6) - (TOPDIR)/board/smdk2410/smdk2410.c

```
/* arch number of SMDK2410-Board */
gd->bd->bi_arch_number = 193;
                                       @ kernel
                                                        architecture number
/* adress of boot parameters */
gd->bd->bi_boot_params = 0x30000100; @ kernel boot parameter start address
icache_enable();
                                       @ icache enable
dcache_enable();
                                       @ dcache enable
return 0;
```

smdk2410.c (7) - (TOPDIR)/board/smdk2410/smdk2410.c

Smdk2410.c - dram\_init()

```
@(TOPDIR)/include/configs/smdk2410.h
                                                       /* we have 1 bank of DRAM */
@#define CONFIG NR DRAM BANKS
@#define PHYS SDRAM 1
                                    0x30000000
                                                       /* SDRAM Bank #1 */
@#define PHYS SDRAM 1 SIZE
                                    0x04000000
                                                                /* 64 MB */
int dram_init (void)
         DECLARE GLOBAL DATA PTR:
         gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
                                                    @sdram start address
         qd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE; @sdram size
         return 0;
```

### **FLASH Memory** (1)

❖ Flash A	rchitecture			1	NOR	
NAND		NOR		AND , DINO	R , VGA(Vir	tual
Ground Array)	. NOF	R read	program	addres	s decoding	RAM
	フト	1	ead access t	ime		
	N	AND			. NAND	
	block					
갸		•	NOR	NOR	NAND	






random	access read			NOR	
AMD.		80%		NAND	
	ock	randor	m access		
		, rando	11 access		
ca	ırd				

	NAC.	THACLE		NODE		
	NOR	FLASH		NOR F	-I ASH	
					L 101	
			fortile of the contract that			

#### **ASH Memory** 가 NOR **FLASH** RAM NAND 8 가 **FLASH** 4 가 8 가 \* (sector or block erase) $\triangleright$ (write) (fusing or programming) Oxffff(16bit) erase 0 > Ex1) 0xff 0xa0 0xa0가 Ex2) 0x00 0xa0 0x00 sector erase



## FLASH Memory (3)

- Write Operation status
  - > DQ7
    - ✓ Erase Algorithm : Erase Algorithm DQ7 0 가 Erase Algorithm

1

✓ Program Algorithm : write operation read cycle write DQ7(bit7) .

( status bit . DQ6,DQ5,DQ2 ..)

- > DQ6
  - ✓ Erase or Program operation read cycle toggle
     . Erase or Program operation toggling

- > DQ5
  - ✓ Erase or Program operation internal pulse count limit 0
    1
- > DQ2
  - ✓ Erase Erase Suspend operation mode read cycle toggle . Erase or Erase Suspend operation toggling .(Program operation toggling

### FLASH Memory (4)

- Write Operation status Erase Progra operation operation status bit
- \* Flashbit가.flashSST39VF160DQ7,DQ6.
- Programmer status bit DQ7 , DQ6 , DQ7,DQ6,DQ5,DQ2 programming .
- ❖ Toggle bit read toggle bit 가 .
- ❖ FLASH 가
  - > (TOPDIR)/include/flash.h
  - (TOPDIR)/board/smdk2410/flash.c
  - (TOPDIR)/common/flash.c

FLASH.h (1) - (TOPDIR)/include/flash.h

❖ Flash header file ( bank flash 가 )

```
typedef struct {
                                                   /* total bank size in bytes
                                                                                   */
          ulong
                    size;
                                                   /* number of erase units
                                                                                   */
          ushort
                    sector_count;
                                                   /* combined device & manufacturer code */
          ulong
                    flash id;
          ulong
                    start[CFG_MAX_FLASH_SECT]; /* physical sector start addresses */
          uchar
                    protect[CFG_MAX_FLASH_SECT]; /* sector protection status
                                                                                   */
#ifdef CFG_FLASH_CFI
          uchar
                    portwidth;
                                                   /* he width of the port
                                                                                             */
                                                                                             */
                    chipwidth;
                                                   /* the width of the chip
          uchar
                                                   /* # of bytes in write buffer
                                                                                             */
          ushort
                    buffer_size;
                                                                                             */
                                                   /* maximum block erase timeout
          ulong
                    erase_blk_tout;
                                                                                             */
          ulong
                                                   /* maximum write timeout
                    write_tout;
                                                                                             */
                                                   /* maximum buffer write timeout
          ulong
                    buffer_write_tout;
#endif
} flash_info_t;
```

#### FLASH.h (2) - (TOPDIR)/include/flash.h

Flash header file (flash error protect flags)

```
#define ERR_OK
                                              0
#define ERR TIMOUT
#define ERR_NOT_ERASED
                                              2
#define ERR PROTECTED
                                              4
#define ERR INVAL
                                              8
#define ERR_ALIGN
                                              16
#define ERR_UNKNOWN_FLASH_VENDOR 32
#define ERR_UNKNOWN_FLASH_TYPE
                                              64
#define ERR_PROG_ERROR
                                              128
* Protection Flags for flash_protect():
*/
#define FLAG_PROTECT_SET
                           0x01
#define FLAG_PROTECT_CLEAR 0x02
```

#### FLASH.h (3) - (TOPDIR)/include/flash.h

Flash header file ( ID & Device ID)

```
#define AMD_MANUFACT
                            0x00010001
                                               /* AMD
                                                          manuf. ID in D23..D16, D7..D0 */
#define FUJ_MANUFACT
                                               /* FUJITSU manuf. ID in D23..D16, D7..D0 */
                            0x00040004
                                               /* ATMEL */
#define ATM MANUFACT
                            0x001F001F
#define STM MANUFACT
                                               /* STM (Thomson) manuf. ID in D23.. -"- */
                            0x00200020
                                               /* SST
                                                          manuf. ID in D23..D16, D7..D0 */
#define SST MANUFACT
                            0x00BF00BF
#define MT MANUFACT
                            0x00890089
                                               /* MT
                                                          manuf. ID in D23..D16, D7..D0 */
#define INTEL MANUFACT
                                               /* INTEL manuf. ID in D23..D16, D7..D0 */
                            0x00890089
                                               /* alternate INTEL namufacturer ID
#define INTEL_ALT_MANU
                            0x00B000B0
                                                                                     */
#define MX_MANUFACT
                            0x00C200C2
                                               /* MXIC
                                                          manuf. ID in D23..D16, D7..D0 */
                                               /* TOSHIBA manuf. ID in D23..D16, D7..D0 *.
#define TOSH_MANUFACT
                            0x00980098
                                               /* 29LV800T ID (8 M, top boot sector)
                                                                                     */
#define AMD ID LV800T
                            0x22DA22DA
#define AMD_ID_LV800B
                            0x225B225B
                                               /* 29LV800B ID ( 8 M, bottom boot sect) */
                                               /* MBM29F800BA ID (8M) */
#define FUJI_ID_29F800BA
                            0x22582258
                                               /* MBM29F800TA ID (8M) */
#define FUJI_ID_29F800TA
                            0x22D622D6
                                               /* 39xF800A ID (8M = 512K x 16)
                                                                                     */
#define SST ID xF800A
                            0x27812781
#define SST_ID_xF160A
                            0x27822782
                                               /* 39xF800A ID (16M =
                                                                                     */
                                                                            1M x 16)
```

FLASH.c (1) - (TOPDIR)/board/smdk2410/flash.c

Flash.c - define

```
bank flash
flash_info_t
                  flash_info[CFG_MAX_FLASH_BANKS];
@ Functions prototype
/*-----
* Functions
*/
static ulong flash_get_size (vu_long *addr, flash_info_t *info);
static int write_word (flash_info_t *info, ulong dest, ulong data);
static void flash_get_offsets (ulong base, flash_info_t *info);
@ 16bit flash
                command address data bus width
#define ADDRO
                   0x5555
#define ADDR1
                   0x2aaa
#define FLASH_WORD_SIZE unsigned short
```

```
FLASH.c (2) - (TOPDIR)/board/smdk2410/flash.c
```

```
Flash.c – flash_init()
```

```
unsigned long flash_init (void)
{
          unsigned long size;
          int i;
          uint pbcr;
              bank
                     flash id
          for (i=0; i<CFG_MAX_FLASH_BANKS; ++i) {
                    flash_info[i].flash_id = FLASH_UNKNOWN;
          }
@
          device id
                    flash
                               read
                                       flash
                                              size, sector
@ FLASH_BASEO_PRELIM: bank0 flash address =>/(TOPDIR)/include/configs/smdk2410.h
          size = flash_get_size((vu_long *)FLASH_BASE0_PRELIM, &flash_info[0]);
@ flash
            id
                read
                                        flash
                                                         flash"
                                                                          console
          if (flash_info[0].flash_id == FLASH_UNKNOWN) {
                    printf ("## Unknown FLASH on Bank 0 - Size = 0x%08lx = %ld MB\n",
                              size_b0, size_b0<<20);
          }
```

FLASH.c (3) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - flash_init()
          if (CFG MAX FLASH BANKS == 1)
                                                 @
                                                            bank
                                                                  flash
@ maker
          device id 가
                            sector start address flash info
            flash get offsets (FLASH BASEO PRELIM, &flash info[0]);
@ monitor_flash_len = _armboot_end_data - _armboot_start; =>(TOPDIR)/lib-arm/board.c
@ monitor(arm_boot)
                          protection
                                        .(read-only)
            flash_protect(FLAG_PROTECT_SET,
                                       FLASH_BASEO_PRELIM,
                                       FLASH_BASEO_PRELIM+monitor_flash_len-1,
                                       &flash_info[0]);
@
               protection
                             .(read-only)
            flash_protect(FLAG_PROTECT_SET,
                                       CFG_ENV_ADDR,
                                       CFG_ENV_ADDR + CFG_ENV_SIZE - 1,
                                       &flash info[0]);
            flash_info[0].size = size;
          }
          else{
                   panic( "## ERROR - only bank0 support!\n"); }
         return(size);
}
```


U-BOOT

#### FLASH.c (4) - (TOPDIR)/board/smdk2410/flash.c

- Flash.c flash\_get\_size()
  - > Flash ID device ID flash sector size
  - volatile FLASH\_WORD\_SIZE \*addr2 = (FLASH\_WORD\_SIZE \*)addr;
    - √ addr flash base address
    - ✓ addr2 base address volatile type
    - ✓ Volatile:
      - フト

가

- addr2[ADDR0] = (FLASH\_WORD\_SIZE)0x00AA00AA;
  - ✓ Flash base address
  - √ ADDR0 => word align offset address
  - √ 0x00aa00aa => unlock1 command (32bit data format)



Pa[0x0000] Pa[0x0002] Pa[0x0004] Pa[0x5554] P

Pa[0xaaaa]

#### FLASH.c (5) - (TOPDIR)/board/smdk2410/flash.c

#### Flash.c - flash\_get\_size()

- > Amd flash command cycle a18 a11 don't care
- > , 0x2aaa 0x2aa가 ,0x5555 0x555가
- , SST flash amd flash command address
- Address access
  - (\*(volatile u16 \*)(CFG\_FLASH\_BASE + (0x00000555 << 1))) => amd
  - (\*(volatile u16 \*)(CFG\_FLASH\_BASE + (0x000002AA << 1))) => amd
  - (\*(volatile u16 \*)(CFG\_FLASH\_BASE + (0x00005555 << 1))) => sst
  - (\*(volatile u16 \*)(CFG\_FLASH\_BASE + (0x00002AAA << 1))) => sst

```
a14 A10 a0

0x5554 = 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 0b

[0x2aaa] Flash[0x2aaa,0x2aa]

0xaaaa = 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 b

[0x5555] Flash[0x5555,0x555]
```

```
FLASH.c (6) - (TOPDIR)/board/smdk2410/flash.c
```

```
Flash.c - flash_get_size()
static ulong flash_get_size (vu_long *addr, flash_info_t *info){
         short i;
         FLASH WORD SIZE value:
         ulong base = (ulong)addr;
   volatile FLASH_WORD_SIZE *addr2 = (FLASH_WORD_SIZE *)addr; @ flash base address
         addr2[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command data
         addr2[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command data
         addr2[ADDR0] = (FLASH_WORD_SIZE)0x00900090; @ auto select command data
         value = addr2[0];
                                                          @ flash
                                                                            ID read
         switch (value) {
         case (FLASH_WORD_SIZE)AMD_MANUFACT:
                                                                    =>AMD, FUJITSU,SST
                   info->flash_id = FLASH_MAN_AMD;
                                                          @flash info
                   break:
         default:
                                                                      default
                                                          @
                   info->flash_id = FLASH_UNKNOWN;
                   info->sector count = 0;
                   info->size = 0;
                   return (0);
                                                                                        id
                                                          @
```

### FLASH.c (7) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - flash_get_size()
      value = addr2[1];
                                         @ flash
                                                    device ID read
      switch (value) {
      case (FLASH_WORD_SIZE)AMD_ID_LV400T:@ Device
               info->flash_id += FLASH_AM400T;@flash_info device
               info->sector_count = 11;
                                        @flash info
                                                  sector
               break;
      case (FLASH_WORD_SIZE)SST_ID_xF800A:
              info->flash_id += FLASH_SST800A;
               info->sector_count = 16;
               info->size = 0x00100000;
                                         @1Mb
              break;
      default:
                                         @device
                                                 가
                                                    가 maker
                                                                    가
               info->flash_id = FLASH_UNKNOWN;
              return (0);
                                         @
                                                                device id
```

FLASH.c (8) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c – flash_get_size()
```

```
@sector start address flash info
@flash info
                         sector protection bit
                                                     flash info
         for (i = 0; i < info->sector count; i++) {
            sector address+2가 가
                                             bit07 protection
@amd
@ bit0 = 1
           protection
                                          sector protection
                       · SST
                   addr2 = (volatile FLASH_WORD_SIZE *)(info->start[i]);
         if ((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST)
          info->protect[i] = 0;
         else
          info->protect[i] = addr2[2] & 1;
         /* Prevent writes to uninitialized FLASH.
         if (info->flash_id != FLASH_UNKNOWN) {
@ command cycle
                             reset command
                                                 read cycle
                   addr2 = (FLASH_WORD_SIZE *)info->start[0];
                   *addr2 = (FLASH WORD SIZE)0x00F000F0;
                                                                    /* reset bank */
         }
         return (info->size);
```

```
U-BOOT
```

```
FLASH.c (9) - (TOPDIR)/board/smdk2410/flash.c
```

```
Flash.c - flash_get_offset()
    > Flash
             type
                              sector
                                     start address
static void flash_get_offsets (ulong base, flash_info_t *info)
         int i;
{
         start address table flash info
@sector
          if (((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST) ||
            (info->flash_id == FLASH_AMO40)){
            for (i = 0; i < info->sector count; i++)
@SST
            boot sector
                                           amd
                                                            sector プ
@sector size(4Kb -> 512sectors), block(64Kb -> 31blocks)
                   info->start[i] = base + (i * 0x00010000);
                                                                      @block size 64Kb
    } else {
            if (info->flash_id & FLASH_BTYPE) {
@bottom boot sector type base address
                                                  sector
                                                           size start address
          info->start[0] = base + 0x00000000;
                                                           @16Kb(0x4000)
          info->start[1] = base + 0x00004000;
                                                           @8Kb(0x2000)
          info->start[2] = base + 0x00006000;
                                                           @8Kb(0x2000)
          info->start[3] = base + 0x00008000;
                                                           @32Kb(0x8000) => 64K(0x10000)
         for (i = 4; i < info->sector\_count; i++) {
                                                           @sector
                   info->start[i] = base + (i * 0x00010000) - 0x00030000;}
```

FLASH.c (10) - (TOPDIR)/board/smdk2410/flash.c

\* Flash.c - flash\_get\_offset()

```
@ top boot sector type flash base address size
                                                              max. address
                                                                             sector size
       boot sector
                                         loop sector start address
                               size
@ base => flash base address
@ info->size => flash size
} else {
                    /* set sector offsets for top boot block type
                                                                                  */
                    i = info->sector_count - 1;
                    info->start[i--] = base + info->size - 0x00004000;
                    info->start[i--] = base + info->size - 0x00006000;
                    info->start[i--] = base + info->size - 0x00008000;
                    for (; i >= 0; i--) {
                              info->start[i] = base + i * 0x00010000;
                    }
```

Flash.c - flash\_print\_info()

### FLASH.c (11) - (TOPDIR)/board/smdk2410/flash.c

```
> Flash
                  console
                            display
void flash_print_info (flash_info_t *info)
{
          if (info->flash_id == FLASH_UNKNOWN) {
                   printf ("missing or unknown FLASH type\n");
                                       flash id
                   return;
                             @
                                                    error console display
          }
          switch (info->flash id & FLASH VENDMASK) {
                                       printf ("AMD");
         case FLASH_MAN_AMD:
                                                                    break;
                   @ flash vendor console display . 가 flash
         default:
                             printf ("Unknown Vendor "); break;
         switch (info->flash_id & FLASH_TYPEMASK) {
         case FLASH_AM040: printf ("AM29F040 (512 Kbit, uniform sector size)\n");
                                       break;
                    @ flash part name console display . 가 flash
         default:
                             printf ("Unknown Chip Type\n");
                                       break;
```

#### FLASH.c (12) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - flash_print_info()
@ flash size (KB ) sector
                                      console display
          printf (" Size: %ld KB in %d Sectors\n",info->size >> 10, info->sector count);
          printf (" Sector Start Addresses:");
          for (i=0; i<info->sector count; ++i) {
                    if (i != (info->sector_count-1))
                    size = info->start[i+1] - info->start[i]; @
                                                                    sector size
         else
                    size = info->start[0] + info->size - info->start[i]; @ sector size
         erased = 1;
         flash = (volatile unsigned long *)info->start[i]; @ ??? Unsigned short => test
         size = size >> 2; @ long word access 4
                                                                      .???? 2
         for (k=0; k<size; k++){ @ sector size flash data read data?}
           if (*flash++!= 0xffffffff) { erased = 0; break; }
                                 @ data가
                                              erased 1 setting
          if ((i % 5) == 0) printf ("\n "); @ sector 5
                                                               display
          printf (" %08IX%s%s",info->start[i],erased ? " E" : " ",info->protect[i] ? "RO " : " ");
                                 @ sector start address, Erase , protect
                                                                             display
          printf ("\n");
          return;
           가
                   32bit flasg
                                                          32bit width
} @
```

FLASH.c (13) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - flash_erase()
    > Flash
               sector
                        erase
                                 . Error = 1, Ok = 0
                                                           return
int
          flash erase (flash info t *info, int s first, int s last)
{
          if ((s_first < 0) || (s_first > s_last)) {
                     if (info->flash_id == FLASH_UNKNOWN) { printf ("- missing\n"); }
                     else { printf ("- no sectors to erase\n"); }
                     return 1;
          } @ start sector 가 0
                                        start sector7 end sector
                                                                          error
          if (info->flash id == FLASH UNKNOWN) {
                     printf ("Can't erase unknown flash type - aborted\n");
                     return 1; @
                                         flash id
                                                       error
          }
          prot = 0;
          for (sect=s_first; sect<=s_last; ++sect) {
                     if (info->protect[sect]) { prot++; }
          if (prot) { printf ("- Warning: %d protected sectors will not be erased!\n",prot); }
          else { printf ("\n");} @ erase
                                              sector7 protect
                                                                        warning
          I_sect = -1;
```

### FLASH.c (14) - (TOPDIR)/board/smdk2410/flash.c

@ addr

flash

```
Flash.c - flash_erase()
                            가
      @ erase time out
                                                    disable
      flag = disable_interrupts();
      @ protect가
                           sector
                                  erase
      for (sect = s first; sect <= s last; sect ++) {
      if (info->protect[sect] == 0) { @ protect?}
                                                        sector check
        addr2 = (FLASH_WORD_SIZE *)(info->start[sect]);
       @ erase sector start address console display
        printf("Erasing sector %p\n", addr2);
       @ SST flash
                       sector erase command?
                                                  block erase command
         if ((info->flash_id & FLASH_VENDMASK) == FLASH_MAN_SST) {
                addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
                addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
                addr[ADDR0] = (FLASH_WORD_SIZE)0x00800080; @ erase setup command
                addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
                addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055;
                                                               @ unlock2 command
                addr2[0] = (FLASH_WORD_SIZE)0x00500050;
                                                               @ block erase command
                for (i=0; i<50; i++) @ SST
                                                         50ms
                                              erase
                                  udelay(1000);
                  }
```

base address . addr2

sector start address

#### \_ASH.c (15) - (TOPDIR)/board/smdk2410/flash.c

Flash.c - flash\_erase()

```
else {
         addr[ADDR0] = (FLASH WORD SIZE)0x00AA00AA; @ unlock1 command
         addr[ADDR1] = (FLASH WORD SIZE)0x00550055; @ unlock2 command
         addr[ADDR0] = (FLASH WORD SIZE)0x00800080; @ erase setup command
         addr[ADDR0] = (FLASH_WORD_SIZE)0x00AA00AA; @ unlock1 command
         addr[ADDR1] = (FLASH_WORD_SIZE)0x00550055; @ unlock2 command
         addr2[0] = (FLASH_WORD_SIZE)0x00300030;
                                                       @ sector erase command
  l_sect = sect;
  wait_for_DQ7(info, sect);
                                                       @ erase polling check
if (flag) @ interrupt disable
                                 enable
                                               @ interrupt enable
         enable_interrupts();
udelay (1000);
                                               @ 1ms
addr = (FLASH_WORD_SIZE *)info->start[0];
                                               @ flash base address
addr[0] = (FLASH_WORD_SIZE)0x00F000F0;@ reset command
                                                                read cycle
printf (" done\n");
return 0;
```

Flash.c - wait\_for\_DQ7()

```
FLASH.c (16) - (TOPDIR)/board/smdk2410/flash.c
```

```
> Time out
                    flash
                                            DQ7bit 가 1 set
                             data
                                  read
                                                                 가
                                                                      loop
int wait for DQ7(flash info t *info, int sect)
{
ulong start, now, last;
volatile FLASH_WORD_SIZE *addr = (FLASH_WORD_SIZE *)(info->start[sect]);
start = get_timer (0);
                                      @ timer time tick
last = start;
while ((addr[0] & (FLASH_WORD_SIZE)0x00800080) != (FLASH_WORD_SIZE)0x00800080) {
         if ((now = get timer(start)) > CFG FLASH ERASE TOUT) {
         printf ("Timeout\n");
                                       @ smdk2410.h
                                                              time out
         return -1;
                                       @ error(-1) return
                   if ((now - last) > 1000) { @ 1 '.' console display
                   putc ('.');
         last = now;
  }
         return 0;
                                       @ Time out DQ7 bit가 1 OK(0)
                                                                              return
}
```

Flash.c - write\_word()

```
FLASH.c (17) - (TOPDIR)/board/smdk2410/flash.c
```

```
> Flash
              long word
                              write
/* return
* 0 - OK
* 1 - write timeout
* 2 - Flash not erased */
static int write word (flash info t * info, ulong dest, ulong data)
         volatile FLASH WORD SIZE *addr2 = (FLASH WORD SIZE *) (info->start[0]);
         volatile FLASH_WORD_SIZE *dest2 = (FLASH_WORD_SIZE *) dest;
         volatile FLASH_WORD_SIZE *data2 = (FLASH_WORD_SIZE *) & data;
          ulong start;
          int i;
@ flash
              address
                            가 erase
                    Oxffff
                                   data
                                         masking
@
                                                               data
      erase
          if ((*((volatile FLASH_WORD_SIZE *) dest) &
            (FLASH_WORD_SIZE) data) != (FLASH_WORD_SIZE) data) {
                                        @ flash write
                   return (2);
                                                           address data7 erase
          }
```

}

## FLASH.c (18) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - write_word()
       @long word type data word
                                       flash write
      for (i = 0; i < 4 / size of (FLASH WORD SIZE); i++) {
       int flag;
       @ program write time out
                                     가
                                                             disable
      flag = disable_interrupts ();
       addr2[ADDR0] = (FLASH_WORD_SIZE) 0x00AA00AA;
                                                                 @ unlock1 command
       addr2[ADDR1] = (FLASH_WORD_SIZE) 0x00550055;
                                                                 @ unlock2 command
       addr2[ADDR0] = (FLASH_WORD_SIZE) 0x00A000A0;
                                                                 @ program command
       dest2[i] = data2[i]; @ memory data word
                                                  destination address
       if (flag)
                          @ interrupt disable
                                                    enable
                enable_interrupts ();
      @ flash destination address read
                                                         d7 bit
                                         write
      start = get_timer (0);
      while ((dest2[i] & (FLASH_WORD_SIZE) 0x00800080) !=
          (data2[i] & (FLASH_WORD_SIZE) 0x00800080)) {
                if (get_timer (start) > CFG_FLASH_WRITE_TOUT) { return (1); } @ Time out
       }
      return (0); @
                          write
```

Flash.c - write\_buff()

### FLASH.c (19) - (TOPDIR)/board/smdk2410/flash.c

```
> Flash
                        cnt
                                  memory
int write_buff (flash_info_t *info, uchar *src, ulong addr, ulong cnt)
         ulong cp, wp, data;
{
         int i, I, rc;
                                      @ test
         wp = (addr \& ~3);
                              @ addr & Oxfffffffc ,flash address 2word
         if ((I = addr - wp) != 0) { @ 2word
                                                                      byte
                                                              1.0 flash
         data = 0: @ flash start address가 0xXXXXXXX2
         for (i=0, cp=wp; i<1; ++i, ++cp) {
                   data = (data << 8) | (*(uchar *)cp);
         @ address 2 3 memory
                                                                cnt
         for (; i<4 &\& cnt>0; ++i) {
                   data = (data << 8) \mid *src++; --cnt; ++cp;
         } @ flash start address가 1 cnt 2 , byte
                                                             flash
         for (; cnt==0 && i<4; ++i, ++cp) {
                   data = (data << 8) | (*(uchar *)cp);
         } @ flash 2word write . 07
                                             error
                                                            return
         if ((rc = write_word(info, wp, data)) != 0) { return (rc); }
         wp += 4; @ flash address word
         }
```

}

FLASH.c (20) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c - write_buff()
@ 2word
   while (cnt >= 4) {
                   data = 0;
                      2word
@ memory byte
                   for (i=0; i<4; ++i) {
                            data = (data << 8) | *src++;
                   }
@ flash
        2word
                  write . 0가
                                    error
                                                return
                   if ((rc = write_word(info, wp, data)) != 0) {
                            return (rc);
@ flash address word
                   wp += 4;
                   cnt -= 4;
       byte
               count가 0가 (0) return
@
         if (cnt == 0) {
                   return (0);
```

# FLASH.c (21) - (TOPDIR)/board/smdk2410/flash.c

Flash.c - write\_buff() @ 2word data = 0: byte 2word 8bit shift @ for (i=0, cp=wp; i<4 && cnt>0; ++i, ++cp) { data = (data << 8) | \*src++; --cnt; } @ 2word flash read for (; i<4; ++i, ++cp) { data = (data << 8) | (\*(uchar \*)cp); @ flash 2word write . 0가 error return return (write\_word(info, wp, data)); }

```
FLASH.c (1) - (TOPDIR)/common/flash.c
```

Flash.c - flash\_protect()
> sector protect update .

```
@ flag => 1(protect), 2(unprotect) from => start address to => end address
void
flash_protect (int flag, ulong from, ulong to, flash_info_t *info)
{
          ulong b_end = info->start[0] + info->size - 1;
                                                              @ flash end address
          short s_end = info->sector_count - 1;
                                                               @ sector end number
          int i:
@
       input data가
                        return
          if (info->sector\_count == 0 || info->size == 0 || to < from) {
                    return;
          }
@ flash
                                 flash
                                             protect
                                                         overlay
                                                                              return
          if (info->flash_id == FLASH_UNKNOWN ||
            to < info->start[0] || from > b_end) {
                    return;
          }
```

### FLASH.c (2) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c – flash_protect()
```

```
for (i=0; i<info->sector_count; ++i) {
                   ulong end;
                                                          address
                                             sector
                    @ sector address b_end
                   end = (i == s_end) ? b_end : info->start[i + 1] - 1;
                                                      sector protection update
                                        sector가 가
                   @ from(start addr.) <= current sector range >= to(end addr.)
                           hardware protection
                                                            software protection
                   @ flash_real_protection() - (TOPDIR)/board/smdk2410/flash.c
          if (from <= end && to >= info->start[i]) {
                             if (flag & FLAG_PROTECT_CLEAR) {
                                                               @ protect clear
#if defined(CFG_FLASH_PROTECTION)
                                       flash_real_protect(info, i, 0);
#else
                                       info->protect[i] = 0;
         /* CFG FLASH PROTECTION */
#endif
                             else if (flag & FLAG_PROTECT_SET) {
                                                                     @ protect set
#if defined(CFG_FLASH_PROTECTION)
                                       flash_real_protect(info, i, 1);
#else
                                       info->protect[i] = 1;
         /* CFG_FLASH_PROTECTION */
#endif
          } @ hardware protection
}
```

> Flash

FLASH.c (3) - (TOPDIR)/common/flash.c

cnt

```
* Flash.c - flash_write()
```

```
* Copy memory to flash.
* Make sure all target addresses are within Flash bounds,
* and no protected sectors are hit.
* Returns:
* ERR OK
                              0 - OK
* ERR TIMOUT
                              1 - write timeout
* ERR NOT ERASED
                              2 - Flash not erased
* ERR PROTECTED
                              4 - target range includes protected sectors
* ERR_INVAL
                              8 - target address not in Flash memory
* ERR ALIGN
                              16 - target address not aligned on boundary
                              (only some targets require alignment)
*/@(TOPDIR)/include/flash.h error
int
flash_write (uchar *src, ulong addr, ulong cnt)
#ifdef CONFIG_SPD823TS
          return (ERR_TIMOUT);
                                        /* any other error codes are possible as well */
#else
          int i;
          ulong
                    end
                             = addr + cnt - 1;
                                              @ end address
          flash_info_t *info_first = addr2info (addr);@ start address
                                                                            flash_info 가
          flash_info_t *info_last = addr2info (end );@end address
                                                                         flash_info 가
          flash_info_t *info;
                  bank
          @
                                       flash info
```

memory

FLASH.c (4) - (TOPDIR)/board/smdk2410/flash.c

```
Flash.c – flash_write()
```

```
@ flash write
               count
                       가이
                                return
if (cnt == 0) {
          return (ERR_OK);
@ target address
                         flash
                                    가
                                                   가
                                                                         return
                                                                  error
if (!info_first || !info_last) {
          return (ERR_INVAL);
}
for (info = info_first; info <= info_last; ++info) {
          ulong b_end = info->start[0] + info->size; @ flash end address
          short s_end = info->sector_count - 1; @ sector end number
          for (i=0; i<info->sector_count; ++i) { @ sector
                                                                   loop
                    ulong e_addr = (i == s_end) ? b_end : info->start[i + 1];
                                             sector protect7 set
                    if ((end >= info->start[i]) && (addr < e_addr) &&
                       (info->protect[i] != 0) ) {
                    @ protect7 set
                                            error return
                              return (ERR_PROTECTED);
                    }
          }
3
```

# FLASH.c (5) - (TOPDIR)/board/smdk2410/flash.c

Flash.c – flash\_write()

```
flash write
         for (info = info_first; info <= info_last && cnt>0; ++info) {
                   ulong len;
                   @ flash size
                                  address
                                                             flash size
                   len = info->start[0] + info->size - addr;
                             flash size?
                                                 cnt flash write
                                  flash size
                                             write . ??? Error
                   if (len > cnt)
                             len = cnt;
                           start address len memory
                                                                      flash write
                   if ((i = write_buff(info, src, addr, len)) != 0) {
                   @ write error error return
                             return (i);
                   cnt -= len;
                   addr += len;
                   src += len;
         return (ERR_OK);
#endif /* CONFIG_SPD823TS */
```

## FLASH.c (6) - (TOPDIR)/common/flash.c

```
Flash.c - flash_perror()
    > Flash error console
                             display
void flash_perror (int err)
          switch (err) {
          case ERR_OK:
                    break:
          case ERR_TIMOUT:
                    puts ("Timeout writing to Flash\n");
                    break:
          case ERR NOT ERASED:
                    puts ("Flash not Erased\n");
                    break:
          case ERR PROTECTED:
                    puts ("Can't write to protected Flash sectors\n");
                    break;
          case ERR_PROG_ERROR:
                    puts ("General Flash Programming Error\n");
                    break;
          default:
                    printf ("%s[%d] FIXME: rc=%d\n", __FILE__, __LINE__, err);
                    break;
          }
```

# (TOPDIR)/lib\_arm directory

Board.c

• • •

```
U-BOOT
```

#### DOARD.C (1) - (TOPDIR)/lib\_arm/board.c

- board.c int(init\_fnc\_t)(void)
  - > Board

```
typedef int (init_fnc_t) (void);
init_fnc_t *init_sequence[] = {
@ (TOPDIR)/cpu/arm920t/cpu.c
         cpu_init,
                                      @ uboot end address
                                                                    .(stack )
@ (TOPDIR)/board/smdk2410/smdk2410.c
         board init,
                                      @ clock
                                              GPIO
                                                         kernel ,I/D cache enable
@ (TOPDIR)/cpu/arm920t/interrupts.c
         interrupt_init,
                                      @ console
                                                      timer
@ (TOPDIR)/common/env_flash.c
         env init.
                                      @ environment
@ (TOPDIR)/lib_arm/board.c
         init baudrate,
                                      @ console
                                                      UART
                                                            baud rate
@ (TOPDIR)/cpu/arm920t/serial.c
         serial init,
                                      @ console
                                                     UART
@ (TOPDIR)/common/console.c
         console_init_f,
                                      @ console output
@ (TOPDIR)/lib_arm/board.c
         display banner,
                                      @ uboot version code,data,stack
                                                                            console
@ (TOPDIR)/board/smdk2410/smdk2410.c
         dram_init,
                                      @ sdram start address, size global struct
@ (TOPDIR)/lib_arm/board.c
         display_dram_config,
                                      @ sdram start address, size console
         NULL,
};
```

#### Doard.c (2) - (TOPDIR)/lib\_arm/board.c

```
board.c - start_armboot()
                    (start.S)
                                                  C
                                                                       MAIN
void start_armboot (void)
          DECLARE GLOBAL DATA PTR:
          ulong size;
          gd_t gd_data;
          bd t bd data;
          init_fnc_t **init_fnc_ptr;
          char *s;
#if defined(CONFIG_VFD)
#endif
          /* Pointer is writable since we allocated a register for it */
          qd = &qd data;
          memset (gd, 0, sizeof (gd_t));
          qd->bd = &bd_data;
                                                   @ global_data struct data 0
          memset (qd->bd, 0, sizeof (bd_t));
          @ uboot flash size
          monitor flash len = armboot end data - armboot start;
          @ board
          for (init_fnc_ptr = init_sequence; *init_fnc_ptr; ++init_fnc_ptr) {
                    if ((*init_fnc_ptr)() != 0) {
                              hang ();
          }
```

Doard.c (3) - (TOPDIR)/lib\_arm/board.c

```
/* configure available FLASH banks */
         size = flash init ();
                                                 @ flash
                                                                  flash size
         display_flash_config (size);
                                                 @ flash size console
#ifdef CONFIG_VFD
#else
          @ heap
                        =>_armboot_real_end+CFG_MALLOC_LEN(128Kbyte)
         mem malloc init ( armboot real end);
#endif /* CONFIG VFD */
#if (CONFIG_COMMANDS & CFG_CMD_NAND)
#endif
#ifdef CONFIG_HAS_DATAFLASH
#endif
         /* initialize environment */
          @ flash
                    sdram
                              copy
         env_relocate ();
#ifdef CONFIG_VFD
#endif
```

Doard.c (4) - (TOPDIR)/lib\_arm/board.c

```
/* IP Address */
          bd_data.bi_ip_addr = getenv_IPaddr ("ipaddr");
          /* MAC Address */
                     int i;
                     ulong reg;
                     char *s, *e;
                     uchar tmp[64];
                     i = getenv_r ("ethaddr", tmp, sizeof (tmp));
                     s = (i > 0)? tmp: NULL;
                     for (reg = 0; reg < 6; ++reg) {
                               bd_data.bi_enetaddr[reg] = s ? simple_strtoul (s, &e, 16) : 0;
                               if (s)
                                          s = (*e)?e + 1:e
                     }
                        device가
                                              .(i2c,lcd,keyboard)
          devices_init (); /* get the devices list going. */
```

DOARD.C (5) - (TOPDIR)/lib\_arm/board.c

```
/* Syscalls are not implemented for ARM. But allocating
          * this allows the console init routines to work without #ifdefs
          */
          syscall_tbl = (void **) malloc (NR_SYSCALLS * sizeof (void *));
         console_init_r (); /* fully init console as a device */
#if defined(CONFIG_MISC_INIT_R)
#endif
          /* enable exceptions */
          @ interrupt enable
                               . Smdk2410
                                                      interrupt
                                                                            .(smdk2410.h)
          enable_interrupts ();
#ifdef CONFIG DRIVER CS8900
          cs8900_get_enetaddr (gd->bd->bi_enetaddr);
#endif
#ifdef CONFIG_DRIVER_LAN91C96
#endif /* CONFIG DRIVER LAN91C96 */
```

DOARD.C (6) - (TOPDIR)/lib\_arm/board.c

```
/* Initialize from environment */
         if ((s = getenv ("loadaddr")) != NULL) {
                   load_addr = simple_strtoul (s, NULL, 16);
#if (CONFIG_COMMANDS & CFG_CMD_NET)
         /* CFG CMD NET */
#endif
#ifdef BOARD_POST_INIT
#endif
         /* main_loop() can return to retry autoboot, if so just run it again. */
         for (;;) {
                   main_loop (); @(TOPDLR)/common/main.c
          }
         /* NOTREACHED - no way out of command loop except booting */
}
```