Shoumik Saha¹ Sanjay Malakar²

¹1505059

²1505057

July 2018

What is flip flop?

• A flip flop is an electronic circuit with two stable states that can be used to store binary data.

What is flip flop?

- A flip flop is an electronic circuit with two stable states that can be used to store binary data.
- Flip-flops are used as data storage elements. It is the basic storage element in sequential logic.

What is flip flop?

- A flip flop is an electronic circuit with two stable states that can be used to store binary data.
- Flip-flops are used as data storage elements. It is the basic storage element in sequential logic.
- Flip-flops are fundamental building blocks of digital electronics systems used in computers, communications, and many other types of systems.

The basic difference between a latch and a flip-flop is a gating or clocking mechanism. For example, let us talk about SR latch and SR flip-flops.

The basic difference between a latch and a flip-flop is a gating or clocking mechanism. For example, let us talk about SR latch and SR flip-flops.




Figure: SR latch




Figure: SR flip flop

The basic difference between a latch and a flip-flop is a gating or clocking mechanism. For example, let us talk about SR latch and SR flip-flops.




Figure: SR latch




Figure: SR flip flop

A flip flop is synchronous and is also known as gated or clocked SR latch. The output only changes when a active high clock is given.

The basic difference between a latch and a flip-flop is a gating or clocking mechanism. For example, let us talk about SR latch and SR flip-flops.




Figure: SR latch





Figure: SR flip flop

A flip flop is synchronous and is also known as gated or clocked SR latch. The output only changes when a active high clock is given.

Types of flip flop

D Flip Flop


Types of flip flop



D Flip Flop

Figure: D type Flip Flop

Types of flip flop



D Flip Flop

Figure: D type Flip Flop

Clock	D	Q	Q
0	0	Q	\overline{Q}
0	1	Q	\overline{Q}
1	0	0	1
1	1	1	0

- D Flip Flop
- JK Flip Flop




Figure: JK type Flip Flop

- D Flip Flop
- JK Flip Flop




Figure: JK type Flip Flop

 $\begin{array}{c|cccc} \underline{J} & K & Q_{(t+1)} \\ \hline 0 & 0 & Q_{(t)} & unchanged \\ \hline 0 & 1 & 0 & reset \\ \hline 1 & 0 & 1 & set \\ \hline 1 & 1 & \overline{Q}_{(t)} & output inversion \\ \end{array}$

Figure: JK type Flip Flop

- D Flip Flop
- JK Flip Flop




Figure: JK type Flip Flop

 $\begin{array}{c|cccc} \underline{J} & K & Q_{(t+1)} \\ \hline 0 & 0 & Q_{(t)} & unchanged \\ \hline 0 & 1 & 0 & reset \\ \hline 1 & 0 & 1 & set \\ \hline 1 & 1 & \overline{Q}_{(t)} & output inversion \\ \end{array}$

Figure: JK type Flip Flop

- D Flip Flop
- JK Flip Flop

- D Flip Flop
- JK Flip Flop
- SR Flip Flop

- S Q R Q —
- Figure: SR type Flip Flop

- D Flip Flop
- JK Flip Flop
- SR Flip Flop

- D Flip Flop
- JK Flip Flop
- SR Flip Flop




Figure: SR type Flip Flop

S	R	Q	\overline{Q}
0	0	0	1
0	1	0	1
1	0	1	0
1	1	∞	∞

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop

- → Q→ Q
- Figure: T type Flip Flop

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop




Figure: T type Flip Flop

The truth table of a T-flip-flop

T	Q_{t+1}
0	Qt
1	Qt

- D Flip Flop
- JK Flip Flop
- SR Flip Flop
- T Flip Flop




Figure: T type Flip Flop

The truth table of a T-flip-flop

T	Q_{t+1}
0	Qt
1	Qt

• Master Slave flip flop are the cascaded combination of two flip-flops among which the first is designated as master flip-flop while the next is called slave flip-flop (Figure 1).

- Master Slave flip flop are the cascaded combination of two flip-flops among which the first is designated as master flip-flop while the next is called slave flip-flop (Figure 1).
- The master flip-flop is triggered by the external clock pulse train while
 the slave is activated at its inversion i.e. if the master is positive
 edge-triggered, then the slave is negative-edge triggered and
 vice-versa.

- Master Slave flip flop are the cascaded combination of two flip-flops among which the first is designated as master flip-flop while the next is called slave flip-flop (Figure 1).
- The master flip-flop is triggered by the external clock pulse train while the slave is activated at its inversion i.e. if the master is positive edge-triggered, then the slave is negative-edge triggered and vice-versa.
- This means that the data enters into the flip-flop at leading/trailing edge of the clock pulse while it is obtained at the output pins during trailing/leading edge of the clock pulse. Hence a master-slave flip-flop completes its operation only after the appearance of one full clock pulse for which they are also known as pulse-triggered flip-flops.

Master slave implementation using different flip flops




Figure 1 (a) Master-Slave JK flip-flop (b) Master-Slave SR flip-flop (c) Master-Slave D flip-flop


10 / 24

Shoumik Saha, Sanjay Malakar (1505059, 1 Master Slave Flip Flop July 2018

We will learn how to implement Master Slave D flip flop with NAND gates.


We will learn how to implement Master Slave D flip flop with NAND gates. Let's construct the first part of our Master Slave flip flop.


We will learn how to implement Master Slave D flip flop with NAND gates. Let's construct the first part of our Master Slave flip flop.




Let's construct the second part of our Master Slave flip flop.

Let's construct the second part of our Master Slave flip flop.











What should we add to Preset and Clear?


What should we add to Preset and Clear?




















What will be the timing diagram for negative edge triggered Master Slave flip flop?

What will be the timing diagram for negative edge triggered Master Slave flip flop?

