REPORT - 9

-SIDDHANT CHOUHDARY -HARDIK AGGARWAL

The goal of the assignment was to implement the software for the pipeline model of a MIPS processor with maximum efficiency in terms of cycles. In C++. The whole process could be divided into 5 stages – Instruction fetch, Instruction Decode, ALU, Memory access, Register write. For the implementation, we have used a loop for the process and each iteration in the the loop corresponds to one cycle. The instructions are fetched line by line from an input file and stored in a an array of strings.

- 1. In the instruction fetch state, an instruction is fetched from the block memory.
- 2. In the next iteration it goes to the decode stage where the opcodes and register values are updated. Two control signals mux_RegDst and mux_AluSrc are also updated in this stage.
- 3. In the ALU stage, the arithmetic and logical operations take place along with updating of mux_MemRead and mux_MemWrite signals.
- 4. In the memory stage, the data is either written to the memory or taken from the memory depending upon the value of control signals. mux_MemtoReg and mux_MemWrite control signals are updated here.
- 5. In the last stage, the data is written back to the destination register. Since the this happens in the first half of the cycle, the condition has also been placed near the start of the loop. At the end of the loop the value of the pc is updated.

The final values stored in each of the registers is shown in the ouput along with the number of cycles involved as well as the IPC.

In the last model the pipeline was slow due to several stalls. But in this model we have reduced them. The stalls due to hazard have been made zero by forwarding the values that would haven been written in the register in WB for previoud instructions to the EXE stage for present in instructions.

The control hazard still takes one stall(bubble). So if the instruction set contain only data hazards then it would take the same number of cycles as the actual pipeline without hazards.


TEST CASE -

bgtz \$8 2 2 add \$10 \$9 \$8 4 add \$11 \$8 \$10 4 add \$12 \$9 \$11 4 sll \$13 \$9 2 3

INTIAL VALUES -

reg[8]=8; reg[9]=9; reg[10]=10; ins[8]="13"; ins[9]="14"; ins[14]="15"; ins[10]="10";

OUTPUT -



Here we can see on the same instruction set the pipeline is taking lesser number of cycles as compared to the last case.