

Recap

Earlier we saw, the compiler doing the autovectorization We saw a report while compiling using –fopt-infovec

But how exactly does it differ?





Getting Started with Explicit AVX



To save us writing in Assembly, Intel has a set of APIs (Called as Intrinsics!)



<immintrin.h> in Intel CPUs have
those APIs



And while compiling use –mavx512f (most of the times)



Guide:

https://www.intel.com/content/ www/us/en/docs/intrinsicsguide/index.html



Sum of two arrays(AVX512)

Suppose we need to add two integer arrays of size 32 elements

• int arr1[32] and arr2[32], size of(int) -> 4 Bytes.

If we want to load it in 512-bit vectors, each 512-vector can accommodate 16 integers at a time

So, we would two pass of 512-bit vector operations

But how to load to a 512-bit vector?



Q load_epi32

```
vmovdqa32
 m128i mm load epi32 (void const* mem addr)
 m128i mm mask load epi32 ( m128i src, mmask8 k, void
const* mem addr)
 _m128i _mm_maskz_load_epi32 (__mmask8 k, void const* mem addr) vmovdqa32
                                                                vmovdqa32
 _m256i _mm256_load epi32 (void const* mem addr)
 m256i mm256 mask load epi32 ( m256i src, mmask8 k, void
const* mem addr)
 m256i mm256 maskz load epi32 ( mmask8 k, void const*
mem addr)
                                                                vmovdqa32
 m512i mm512 load epi32 (void const* mem addr)
 _m512i _mm512_mask_load_epi32 (__m512i src, __mmask16 k, void vmovdqa32
const* mem addr)
 _m512i _mm512_maskz_load_epi32 (__mmask16 k, void const*
mem addr)
```

```
// Sample AVX512 intrinsics code to compute sum of two arrays
// arr1[] and arr2[] are two input arrays of size n

for (int i = 0; i < n; i += 16) {
    // Load 16 elements from arr1[] and arr2[]
    __m512i v1 = _mm512_load_epi32(&arr1[i]);
    __m512i v2 = _mm512_load_epi32(&arr2[i]);

// Other operations</pre>
```

Load 32-bits onto AVX512 register

// ...

```
// Note: AVX loads are contiguous in nature.
// Example: mm512 load epi32(&arr1[i]) loads 16 elements starting from arr1[i] to arr1[i+15].
```

Q mm512 add

Sum of two

Compute

vectors

```
vpaddw
m512i mm512 add epi16 ( m512i a, m512i b)
m512i mm512 add epi32 ( m512i a, m512i b)
                                                              vpaddd
m512i mm512 add epi64 ( m512i a, m512i b)
                                                              vpaddq
m512i mm512 add epi8 ( m512i a,  m512i b)
                                                              vpaddb
                                                              vaddpd
m512d mm512 add pd ( m512d a, m512d b)
m512h mm512 add ph ( m512h a, m512h b)
                                                              vaddph
                                                              vaddps
m512 mm512 add ps ( m512 a, m512 b)
                                                              vaddpd
m512d mm512 add round pd ( m512d a, m512d b, int rounding)
                                                              vaddph
m512h mm512 add round ph ( m512h a, m512h b, int rounding)
                                                              vaddps
m512 mm512 add round ps ( m512 a, m512 b, int rounding)
                                                             vpaddsw
m512i mm512 adds epi16 ( m512i a,  m512i b)
m512i mm512 adds epi8 ( m512i a, m512i b)
                                                             vpaddsb
                                                            vpaddusw
m512i mm512 adds epu16 ( m512i a, m512i b)
m512i mm512 adds epu8 ( m512i a,  m512i b)
                                                            vpaddusb
```

 \times

Compute the Sum of two 512-vectors (32-bit data inside)

```
// Sample AVX512 intrinsics code to compute sum of two arrays
// arr1[] and arr2[] are two input arrays of size n
for (int i = 0; i < n; i += 16) {
   // Load 16 elements from arr1[] and arr2[]
    m512i v1 = mm512 load epi32(&arr1[i]);
    m512i v2 = mm512 load epi32(&arr2[i]);
   // add v1 and v2
    m512i result = mm512 add epi32(v1, v2);
   // other operations
   // ...
```

// Note: Here we're using _mm512_add_epi32() to add two vectors.
// And, using epi32 because we're adding 32-bit integers.

Store the 512 results in memory

Q _mm512_store ×

```
vmovdqa32
vmovdqa64
vmovapd
vmovaps
void mm512 store ps (void* mem addr, m512 a)
              vmovaps
vmovdqu16
vmovdqu64
void mm512 storeu epi64 (void* mem addr, m512i a)
vmovdqu8
vmovups
```

Store the 512-bit result (32-bit sums) in memory

```
// Sample AVX512 intrinsics code to compute sum of two arrays
// arr1[] and arr2[] are two input arrays of size n

for (int i = 0; i < n; i += 16) {
    // Load 16 elements from arr1[] and arr2[]
    __m512i v1 = _mm512_load_epi32(&arr1[i]);
    __m512i v2 = _mm512_load_epi32(&arr2[i]);

    // add v1 and v2</pre>
```

// Note: _mm512_store_epi32() stores 16 elements starting from arr1[i] to arr1[i+15].

__m512i result = _mm512_add_epi32(v1, v2);

// Store the result back to arr1[]

mm512 store epi32(&arr1[i], result);

Important things to keep in mind!

- Loads/Stores are contiguous (rowmajor) in nature
- Make sure memory is properly aligned
 - E.g. If your array arr[0...n-1], and if try to load from arr[2] it will give segfaults
- If aligned load/stores are not possible, then use unaligned load/stores, but would typically incur more cycles
- All of the computations that we perform on the 512-bit registers, are localized within lanes only!




Figure 1. Layout of Various Sizes of SIMD Register and How Each Can Be Broken Down into Smaller Subgroups of Elements

Lanes

- All of the computations that we perform on the 512-bit registers, are localized within lanes only!
- Newer Intel intrinsics like mavx512vbmi2 have support for across lanes, but would typically require a set of intrinsics to be used sequentially.

Well, that's all for a kickstart!



Summary of SC-369



Compiler Flags

O0,O1,O2,O3,Ofast,g



Debugging Tools

GDB, OBJDUMP, VALGRIND



Measurement Tools

Timing tools(RUSAGE, Timespec, RDTSC)
Performance Tools (Perf – terminal utility, event open)



Memory Layout

Segments of overall memory



Multi-threading

Posix threads, OpenMP



Vectorization

Auto-vectorization, Explicit Vectorization using intrinsics (AVX)

One bonus!

- Compiler hint for branching misses
- Hint the compiler using LIKELY and UNLIKELY constructs!
- Example:

```
int naive function(int *a, int *b, int *c, size t size)
   for (size t i = 0; i < size; i++)
       float r = (float)rand() / RAND_MAX;
        if (r < 0.01)
           c[i] = a[i] * b[i];
        else
           c[i] = a[i] + b[i];
   return 0;
```

One bonus!

```
#define LIKELY(x) __builtin_expect(!!(x), 1)
#define UNLIKELY(x) __builtin_expect(!!(x), 0)
```

- Hint the compiler using LIKELY and UNLIKELY constructs!
- Example:

```
int naive_function(int *a, int *b, int *c, size_t size) int optimized_function(int *a, int *b, int *c, size_t size)
                                                             for (size t i = 0; i < size; i++)
    for (size t i = 0; i < size; i++)
                                                                 float r = (float)rand() / RAND MAX;
       float r = (float)rand() / RAND MAX;
                                                                 if (UNLIKELY(r < 0.01))
        if (r < 0.01)
                                                                     c[i] = a[i] * b[i];
            c[i] = a[i] * b[i];
                                                                 else
        else
                                                                     c[i] = a[i] + b[i];
            c[i] = a[i] + b[i];
                                                             return 0;
    return 0;
```

