











SN65HVD1470, SN65HVD1471, SN65HVD1473 SN65HVD1474, SN65HVD1476, SN65HVD1477

SLLSEJ8E -JUNE 2014-REVISED APRIL 2019

SN65HVD147x 3.3-V Full-Duplex RS-485 Transceivers with ±16-kV IEC ESD

Features

- 1/8 Unit-Load Options Available
 - Up to 256 Nodes on the Bus
- **Bus I/O Protection**
 - > ±30 kV HBM protection
 - > ±16 kV IEC61000-4-2 Contact Discharge
 - > ±4 kV IEC61000-4-4 Fast Transient Burst
- Extended Industrial Temperature Range: -40°C to 125°C
- Large Receiver Hysteresis (70 mV) for Noise Rejection
- Low Power Consumption
 - < 1.1 mA Quiescent Current During Operation
 - Low Standby Supply Current: 10 nA Typical. < 5 µA (maximum)
- Glitch-Free Power-Up and Power-Down Protection for Hot-Plugging Applications
- 5-V Tolerant Logic Inputs Compatible With 3.3-V or 5-V Controllers
- Signaling Rate Options Optimized for: 400 kbps (1470, 1471), 20 Mbps (1473, 1474), 50 Mbps (1476, 1477)

2 Applications

- **Industrial Automation**
- **Encoders and Decoders**
- **Building Automation**
- Security and Surveillance Networks
- **Telecommunications**

3 Description

The SN65HVD147x family of full-duplex transceivers feature the highest ESD protection in the RS-485 portfolio, supporting ±16-kV IEC61000-4-2 contact discharge and > ±30-kV HBM ESD protection. These RS-485 transceivers have robust 3.3-V drivers and receivers and are offered in a standard SOIC package as well as in a small-footprint MSOP package. The large receiver hysteresis of the provides immunity SN65HVD147x devices conducted differential noise and the wide operating temperature enables reliability in harsh operating environments.

These devices each combine a differential driver and a differential receiver, which operate from a single 3.3-V power supply. Each driver and receiver has separate input and output pins for full-duplex bus communication designs. These devices all feature a wide common-mode voltage range which makes the devices suitable for multi-point applications over long cable runs.

The SN65HVD1471, SN65HVD1474, SN65HVD1477 devices are fully enabled with no external enabling pins.

SN65HVD1470, SN65HVD1473, SN65HVD1476 devices have active-high driver enables and active-low receiver enables. A low, less than 5-µA standby current can be achieved by disabling both the driver and receiver.

These devices are characterized from -40°C to 125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
SN65HVD1471	MSOP (8)	3.00 mm × 3.00 mm
SN65HVD1474 SN65HVD1477	SOIC (8)	4.90 mm × 3.91 mm
SN65HVD1470	MSOP (10)	3.00 mm × 3.00 mm
SN65HVD1473 SN65HVD1476	SOIC (14)	8.65 mm × 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Block Diagram








Table of Contents

1	Features 1		9.1 Overview 1	17
•			9.2 Functional Block Diagram	
2	Applications 1		-	
3	Description 1		9.3 Feature Description	
4	Revision History2		9.4 Device Functional Modes 1	
5	Device Comparison Table 3	0	Application and Implementation 2	20
6	Pin Configuration and Functions3		10.1 Application Information	20
-	_		10.2 Typical Application	20
7	Specifications	1	Power Supply Recommendations 2	26
	7.1 Absolute Maximum Ratings	2	Layout2	26
	7.2 ESD Ratings		12.1 Layout Guidelines	
	7.3 Recommended Operating Conditions		12.2 Layout Example	
	7.4 Thermal Information — D Packages		·	
	7.5 Thermal Information — DGS and DGK Packages 7		Device and Documentation Support	
	7.6 Power Dissipation 8		13.1 Device Support	
	7.7 Electrical Characteristics 8		13.2 Related Links	28
	7.8 Switching Characteristics — 400 kbps9		13.3 Receiving Notification of Documentation Updates 2	28
	7.9 Switching Characteristics — 20 Mbps 10		13.4 Community Resources	28
	7.10 Switching Characteristics — 50 Mbps		13.5 Trademarks	28
	7.11 Typical Characteristics		13.6 Electrostatic Discharge Caution	28
0	Parameter Measurement Information		13.7 Glossary	
8	4	4	Mechanical, Packaging, and Orderable	
9	Detailed Description 17		Information	29
		•		-

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (October 2014) to Revision E	Page
Changed the Pin Configuration images	3
• Changed the Supply Voltage MAX value From: 5.5 V To 5 V in the Absolute Maximum Ratings	6
Moved Storage Temperature From the ESD table to the Absolute Maximum Ratings	6
Changed the Handling Ratings table to ESD Ratings	6
Added Note: to Supply voltage in the Recommended Operating Conditions	7
Changes from Revision C (August 2014) to Revision D	Page
Updated the MSOP–10 logic diagram	<u>4</u>
Changes from Revision B (July 2014) to Revision C	Page
Updated the Device Comparison Table	3
Changes from Revision A (June 2014) to Revision B	Page
Updated SN65HVD1470 and SN65HVD1471 specifications to production values	3
Changes from Original (May 2014) to Revision A	Page
Changed device status from Product Preview to Production Data (mixed status)	1




5 Device Comparison Table


PART NUMBER (1)	SIGNALING RATE	DUPLEX	ENABLES	PACKAGE	NODES
SN65HVD1470	up to 400 kbps	Full	DE, RE	SOIC-14 MSOP-10	256
SN65HVD1471	up to 400 kbps	Full	None	SOIC-8 MSOP-8	256
SN65HVD1473	up to 20 Mbps	Full	DE, RE	SOIC-14 MSOP-10	256
SN65HVD1474	up to 20 Mbps	Full	None	SOIC-8 MSOP-8	256
SN65HVD1476	up to 50 Mbps	Full	DE, RE	SOIC-14 MSOP-10	96
SN65HVD1477	up to 50 Mbps	Full	None	SOIC-8 MSOP-8	96

⁽¹⁾ For device status, see the Mechanical, Packaging, and Orderable Information section.

6 Pin Configuration and Functions

SN65HVD1471, SN65HVD1474, SN65HVD1477 8-Pin SOIC, D Package, and 8-Pin MSOP, DGK Package (Top View)







Pin Functions — SOIC-8 and MSOP-8

P	PIN	TYPE	DESCRIPTION	
NAME	NO.	TTPE	DESCRIPTION	
V_{CC}	1	Supply	3-V to 3.6-V supply	
R	2	Digital output	t Receive data output	
D	3	Digital input	Driver data input	
GND	4	Reference potential	Local device ground	
Υ	5 Bus output Digital bus output, Y (Complementary to Z)		Digital bus output, Y (Complementary to Z)	
Z	6	Bus output	Digital bus output, Z (Complementary to Y)	
В	7	Bus input	Digital bus input, B (Complementary to A)	
Α	8	Bus input	Digital bus input, A (Complementary to B)	



SN65HVD1470, SN65HVD1473, SN65HVD1476 10-Pin MSOP, DGS Package (Top View)






Pin Functions — MSOP-10


P	PIN	TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
R	1	Digital output	Receive data output		
RE	2	Digital input	input Receive enable Low		
DE	3 Digital input Driver enable High		Driver enable High		
D	4	Digital input	put Driver data input		
GND	5	Reference potential	Local device ground		
Υ	6 Bus output Digital bus output, Y (Complementary to Z)		Digital bus output, Y (Complementary to Z)		
Z	7	Bus output	Digital bus output, Z (Complementary to Y)		
B 8 Bus input Digital bus input, B (Complementary to A)		Bus input	Digital bus input, B (Complementary to A)		
Α	9	Bus input	out Digital bus input, A (Complementary to B)		
V_{CC}	10	Supply	3-V to 3.6-V supply		



SN65HVD1470, SN65HVD1473, SN65HVD1476 14-Pin SOIC, D Package (Top View)



NC = no internal connection



Pin Functions — SOIC-14

ı	PIN	TYPE	DESCRIPTION		
NAME	NO.	ITPE	DESCRIPTION		
NC	1	No connect	Not connected		
INC	8	No connect	Not connected		
R	2	Digital output	Receive data output		
RE	3	Digital input	Receive enable Low		
DE 4 Digital input Driver enable <i>High</i>		Driver enable High			
D	5	Digital input	Driver data input		
CND	6 ⁽¹⁾	Defenses natestial	Local device arranged		
GND	7 ⁽¹⁾	Reference potential	Local device ground		
Υ	9	Bus output	Digital bus output, Y (Complementary to Z)		
Z	10	Bus output	Digital bus output, Z (Complementary to Y)		
В	11	Bus input	Digital bus input, B (Complementary to A)		
Α	12	Bus input	Digital bus input, A (Complementary to B)		
V	13 ⁽²⁾	Cumply	2 V to 2 C V cumply		
V _{CC}	14 ⁽²⁾	Supply	3-V to 3.6-V supply		

- (1) Pin 6 and pin 7 are connected internally.
- (2) Pin 13 and pin 14 are connected internally.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
Supply voltage	V _{CC}	-0.5	5	٧
Voltage	Range at any bus pin (A, B, Y, or Z)	-13	16.5	٧
Input voltage	Range at any logic pin (D, DE, or RE)	-0.3	5.7	V
	Voltage input range, transient pulse, any bus pin (A, B, Y, or Z) through 100 Ω	-100	100	V
Output current	Receiver output	-24	24	mA
Junction temperature, T_J			170	°C
Storage temperature range,	Storage temperature range, T _{stg}		150	°C
Continuous total power dissipation			the <i>Ther</i> rmation ta	

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		IEC 61000-4-2 ESD (Contact Discharge), bus pins and GND	±16000	V
	Electrostatic discharge	IEC 61000-4-2 ESD (Air-Gap Discharge), bus pins and GND ⁽¹⁾⁽²⁾	±16000	V
		IEC 61000-4-4 EFT (Fast transient or burst), bus pins and GND	±4000	V
V		IEC 60749-26 ESD (Human Body Model), bus pins and GND ⁽²⁾	±30000	V
V _(ESD)		Human body model (HBM), bus pins and GND ⁽³⁾	±40000	V
		Human body model (HBM), per JEDEC specification JESD22-A114, all pins	±8000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins	±1500	V
		Machine model (MM), all pins	±30000	V

⁽¹⁾ By inference from contact-discharge results, see the Application and Implementation section

Limited by tester capability.

⁽³⁾ Modeled performance only; based on measured IEC ESD (Contact) capability.



7.3 Recommended Operating Conditions

	IEC 61000-4-2 ESD	(Contact Discharge), bus pins and GND	MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage (1)		3	3.3	3.6	V
V_{I}	Input voltage at any	bus pin (separately or common mode) (2)	-7		12	٧
V _{IH}	High-level input volta	age (Driver, driver enable, and receiver enable inputs)	2		V_{CC}	V
V_{IL}	Low-level input volta	ge (Driver, driver enable, and receiver enable inputs)	0		0.8	V
V_{ID}	Differential input volt	age	-12		12	V
Io	Output current, Drive	er	-60		60	mA
Io	Output current, Rece	eiver	-8		8	mA
R_L	Differential load resi	stance	54	60		Ω
C_L	Differential load capa	acitance		50		pF
		HVD1470, HVD1471			400	kbps
1/t _{UI}	Signaling rate	HVD1473, HVD1474			20	N 41
		HVD1476, HVD1477			50	Mbps
T _A ⁽³⁾	Operating free-air te information)	mperature (See the Application and Implementation for thermal	-40		125	°C
TJ	Junction Temperatu	re	-40		150	°C

(1) Exposure to conditions beyond the recommended operation maximum for extended periods may affect device reliability.

(2) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

7.4 Thermal Information — D Packages

	THERMAL METRIC	D (8 PINS)	D (14 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.7	83.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.7	42.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	51.3	37.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	9.2	9.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.7	37.5	°C/W
T _{J(TSD)}	Thermal shut-down junction temperature	1	170	

7.5 Thermal Information — DGS and DGK Packages

	THERMAL METRIC	DGS (10 PINS)	DGK (8 PINS)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	165.5	168.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	37.7	62.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	86.4	89.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.4	7.4	°C/W
ΨЈВ	Junction-to-board characterization parameter	84.8	87.9	°C/W
$T_{J(TSD)}$	Thermal shut-down junction temperature	1	170	

⁽³⁾ Operation is specified for internal (junction) temperatures up to 150°C. Self-heating because of internal power dissipation should be considered for each application. Maximum junction temperature is internally limited by the thermal shut-down (TSD) circuit which disables the driver outputs when the junction temperature reaches 170°C.



7.6 Power Dissipation

	PARAMETER	TEST CON	DITIONS	VALUE	UNIT	
Power Dissipation driver and receiver enabled, V _{CC} = 3.6 V, T _J = 150°C 50% duty cycle square-wave signal at signaling rate:				HVD1470, HVD1471	150	
		Unterminated	$R_L = 300 \Omega$, $C_L = 50 pF (driver)$	HVD1473, HVD1474	180	mW
			HVD1476, HVD1477	220		
	driver and receiver enabled,			HVD1470, HVD1471	190	
	50% duty cycle square-wave signal at signaling rate:	RS-422 load	$R_L = 100 \Omega$, $C_L = 50 pF (driver)$	HVD1473, HVD1474	220	mW
	 HVD1470 and HVD1471 at 400 kbps HVD1473 and HVD1474 at 20 Mbps 			HVD1476, HVD1477	250	
• HVD147	 HVD1476 and HVD1477 at 50 Mbps 			HVD1470, HVD1471	230	
		RS-485 load	$R_L = 54 \Omega$, $C_L = 50 pF (driver)$	HVD1473, HVD1474	255	mW
				HVD1476, HVD1477	285	

7.7 Electrical Characteristics

over recommended operating range (unless otherwise specified)

PARAMETER		TEST CON	TEST CONDITIONS			TYP	MAX	UNIT	
			R_L = 60 Ω , 375 Ω on each output to –7 V to 12 V, See Figure 15			1.5	2		V
$ V_{OD} $	Driver differential output voltage ma	agnitude	$R_L = 54 \Omega \text{ (RS-485), Sec}$	e Figure 16		1.5	2		V
			R_L = 100 Ω (RS-422) T_J V_{CC} ≥ 3.2 V, See Figure			2			V
$\Delta V_{OD} $	Change in magnitude of driver diffe	rential output voltage	$R_L = 54 \Omega, C_L = 50 pF, S$	See Figure 16	6	-50	0	50	mV
V _{OC(SS)}	Steady-state common-mode output	voltage				1	V _{CC} / 2	3	V
ΔV_{OC}	Change in differential driver output	common-mode voltage	Center of two 27-Ω load See Figure 16	resistors,		-50	0	50	mV
V _{OC(PP)}	Peak-to-peak driver common-mode	output voltage	See rigule 10				500		mV
C _{OD}	Differential output capacitance						15		pF
V _{IT+}	Positive-going receiver differential i	nput voltage threshold				See (1)	-70	-20	mV
V _{IT}	Negative-going receiver differential	input voltage threshold				-200	-140	See (1)	mV
V _{hys}	Receiver differential input voltage the $(V_{IT+} - V_{IT-})$	nreshold hysteresis			40	70		mV	
V _{OH}	Receiver high-level output voltage		I _{OH} = -8 mA			2.4	V _{CC} -0.3		V
V _{OL}	Receiver low-level output voltage		I _{OL} = 8 mA				0.2	0.4	V
l _l	Driver input, driver enable, and receiver enable input current					-3		3	μA
I _{OZ}	Receiver output high-impedance current	HVD1470, HVD1473, HVD1476	$V_O = 0 \text{ V or } V_{CC}, \overline{RE} = V$	cc c		-1		1	μΑ
Ios	Driver short-circuit output current	•				-150		150	mA
				HVD1470,	V _I = 12 V		75	125	
	Due in the common (displayed driver)		$V_{CC} = 0$ to ROC (max),	HVD1473	V _I = -7 V	-100	-40		
l _l	Bus input current (disabled driver)		DE = GND	HVD1476	V _I = 12 V		240	333	μA
				HVD1476	V _I = -7 V	-267	-180		
			Driver and Receiver enabled	$\frac{DE}{RE} = V_{CC},$ RE = GND,	No load		750	1100	μΑ
			Driver enabled, receiver disabled	DE = V _{CC} , I	RE = V _{CC} ,		350	650	μΑ
I _{CC}	Supply current (quiescent)		Driver disabled, receiver enabled		DE = GND, RE = GND, No load		650	800	μΑ
			Driver and receiver disabled	$\frac{DE}{RE} = GND, D = open,$ $RE = V_{CC}, No load$			0.1	5	μΑ

⁽¹⁾ Under any specific conditions, $V_{\text{IT+}}$ is assured to be at least V_{hys} higher than $V_{\text{IT-}}$.



Electrical Characteristics (continued)

over recommended operating range (unless otherwise specified)

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X	TINU
	Supply current (dynamic)	See the Typical Characteristics section				
T _{sd}	Thermal Shut-down junction temperature			1	70	°C

7.8 Switching Characteristics — 400 kbps

400-kbps devices (SN65HVD1470, SN65HVD1471) bit time ≥ 2 μs (over recommended operating conditions)

PARAMETER			TEST CONI	DITIONS	MIN	TYP	MAX	UNIT
DRIVER								
t _r , t _f	Driver differential output rise/fall tim	ne			100	400	750	ns
t _{PHL} , t _{PLH}	Driver propagation delay		$R_L = 54 \Omega, C_L = 50 pF$	See Figure 17		350	550	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}						40	ns
t _{PHZ} , t _{PLZ}	Driver disable time					50	200	ns
	Duiver exales times	HVD1470	Receiver enabled	See Figure 18 and Figure 19		300	750	ns
t_{PZH}, t_{PZL}	Driver enable time		Receiver disabled	and Figure 19		3	8	μs
RECEIVER				•			•	
t _r , t _f	Receiver output rise/fall time					13	25	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time		C _L = 15 pF	See Figure 20		70	110	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}						7	ns
t _{PLZ} , t _{PHZ}	Receiver disable time					45	60	ns
$t_{PZL(1)}$,			Driver enabled	See Figure 21		20	115	ns
$t_{PZH(1)}$ $t_{PZL(2)}$, $t_{PZH(2)}$	Receiver enable time	HVD1470	Driver disabled	See Figure 22		3	8	μs



7.9 Switching Characteristics — 20 Mbps

20-Mbps devices (SN65HVD1473, SN65HVD1474) bit time ≥ 50 ns (over recommended operating conditions)

PARAMETER			TEST CON	MIN	TYP	MAX	UNIT	
DRIVER								
t _r , t _f	Driver differential output rise/fall time				4	7	14	ns
t _{PHL} , t _{PLH}	Driver propagation delay		$R_L = 54 \Omega, C_L = 50 pF$	See Figure 17	4	10	20	ns
t _{SK(P)}	Driver pulse skew, $ t_{PHL} - t_{PLH} $					0	4	ns
t_{PHZ}, t_{PLZ}	Driver disable time					12	25	ns
	Driver enable time	HVD1473	Receiver enabled	See Figure 18 and Figure 19		10	20	ns
t _{PZH} , t _{PZL}	Driver enable time		Receiver disabled	rigulo 10		3	8	μs
RECEIVER								
t _r , t _f	Receiver output rise/fall time					5	10	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time		C _L = 15 pF	See Figure 20		60	90	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					0	5	ns
t_{PLZ},t_{PHZ}	Receiver disable time					17	25	ns
t _{DZL(1)} , t _{PZH(1)}	t _{pZL(1)} , t _{pZH(1)} Receiver enable time HVD ⁻		Driver enabled	See Figure 21		12	90	ns
			Driver disabled	See Figure 22		3	8	μs


7.10 Switching Characteristics — 50 Mbps

50-Mbps devices (SN65HVD1476, SN65HVD1477) bit time ≥ 20 ns (over recommended operating conditions)


PARAMETER			TEST CON	TEST CONDITIONS			MAX	UNIT
DRIVER								
t _r , t _f	Driver differential output rise/fall ti	me			2	3	6	ns
t _{PHL} , t _{PLH}	Driver propagation delay		$R_L = 54 \Omega$, $C_L = 50 pF$	See Figure 17	3	10	16	ns
t _{SK(P)}	Driver pulse skew, t _{PHL} - t _{PLH}					0	3.5	ns
t _{PHZ} , t _{PLZ}	Driver disable time					10	20	ns
	Duissan an alta tima	HVD1476	Receiver enabled	See Figure 18 and Figure 19		10	20	ns
t _{PZH} , t _{PZL}	Driver enable time		Receiver disabled			3	8	μs
RECEIVER								
t _r , t _f	Receiver output rise/fall time				1	3	6	ns
t _{PHL} , t _{PLH}	Receiver propagation delay time		C _L = 15 pF	See Figure 20		25	40	ns
t _{SK(P)}	Receiver pulse skew, t _{PHL} - t _{PLH}					0	2	ns
t _{PLZ} , t _{PHZ}	Receiver disable time					8	15	ns
t _{pZL(1)} , t _{PZH(1)}	Desciver enable time	HVD1476	Driver enabled	See Figure 21		8	90	ns
^{tpZL(1), tpZH(1)} Receiver enable time ^{tpZL(2), tpZH(2)}		Ī	Driver disabled	See Figure 22		3	8	μs



7.11 Typical Characteristics



Typical Characteristics (continued)




Signal Rate

Signal Rate



Typical Characteristics (continued)



8 Parameter Measurement Information

The input generator rate is 100 kbps with 50% duty cycle, than 6-ns rise and fall times, and $50-\Omega$ output impedance.




Figure 15. Measurement of Driver Differential Output Voltage With Common-Mode Load




Figure 16. Measurement of Driver Differential and Common-Mode Output With RS-485 Load



Parameter Measurement Information (continued)






Figure 17. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 18. Measurement of Driver Enable and Disable Times with Active-High Output and Pulldown Load



D at 0 V to test non-inverting output, D at 3 V to test inverting output.

Figure 19. Measurement of Driver Enable and Disable Times with Active-Low Output and Pullup Load




Figure 20. Measurement of Receiver Output Rise and Fall Times and Propagation Delays



Parameter Measurement Information (continued)




Figure 21. Measurement of Receiver Enable and Disable Times With Driver Enabled



Parameter Measurement Information (continued)




Figure 22. Measurement of Receiver Enable Times With Driver Disabled




9 Detailed Description

9.1 Overview

The SN65HVD1470, SN65HVD1471, SN65HVD1473, SN65HVD1474, SN65HVD1476, and SN65HVD1477 devices are low-power, full-duplex RS-485 transceivers available in three speed grades suitable for data transmission up to 400 kbps, 20 Mbps, and 50 Mbps.

The SN65HVD1471, SN65HVD1474, and SN65HVD1477 are fully enabled with no external enabling pins. The SN65HVD1470, SN65HVD1473, and SN65HVD1476 have active-high driver enables and active-low receiver enables. A standby current of less than 5 µA can be achieved by disabling both driver and receiver.

9.2 Functional Block Diagram






Figure 23. Block Diagram SN65HVD1470, SN65HVD1473, and SN65HVD1476

Figure 24. Block Diagram SN65HVD1471, SN65HVD1474, and SN65HVD1477

9.3 Feature Description

Internal ESD protection circuits protect the transceiver against Electrostatic Discharges (ESD) according to IEC61000-4-2 of up to ± 16 kV, and against electrical fast transients (EFT) according to IEC61000-4-4 of up to ± 4 kV.

The SN65HVD147x full-duplex family provides internal biasing of the receiver input thresholds in combination with large input-threshold hysteresis. At a positive input threshold of $V_{IT+} = -20$ mV and an input hysteresis of $V_{hys} = 40$ mV, the receiver output remains logic high under a bus-idle or bus-short condition even in the presence of 120 mV_{PP} differential noise without the need for external failsafe biasing resistors.

Device operation is specified over a wide temperature range from -40°C to 125°C.

9.4 Device Functional Modes

For the SN65HVD1470, SN65HVD1473, and SN65HVD1476, when the driver enable pin, DE, is logic high, the differential outputs Y and Z follow the logic states at data input D. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative.

When DE is low, both outputs turn high-impedance. In this condition the logic state at D is irrelevant. The DE pin has an internal pulldown resistor to ground, thus when left open the driver is disabled (high-impedance) by default. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

Table 1. Driver Function Table SN65HVD1470, SN65HVD1473, SN65HVD1476

INPUT	ENABLE	OUTPUTS		FUNCTION
D	DE	Y Z		
Н	Н	Н	L	Actively drives the bus high
L	Н	L	Н	Actively drives the bus low
X	L	Z	Z	Driver disabled
X	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drives the bus high by default



When the receiver enable pin, \overline{RE} , is logic low, the receiver is enabled. When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative and lower than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate.

When \overline{RE} is logic high or left open, the receiver output is high-impedance and the magnitude and polarity of VID are irrelevant. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 2. Receiver Function Table SN65HVD1470, SN65HVD1473, SN65HVD1476

DIFFERENTIAL INPUT	ENABLE	OUTPUT	FUNCTION
$V_{ID} = V_{(A)} - V_{(B)}$	RE	R	
$V_{IT+} < V_{ID}$	L	Н	Receives valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receives valid bus Low
X	Н	Z	Receiver disabled
X	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	Н	Fail-safe high output
Short-circuit bus	L	Н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output

For the SN65HVD1471, HVD1474, and HVD1477, the driver and receiver are fully enabled, thus the differential outputs Y and Z follow the logic states at data input D at all times. A logic high at D causes Y to turn high and Z to turn low. In this case the differential output voltage defined as $V_{OD} = V_{(Y)} - V_{(Z)}$ is positive. When D is low, the output states reverse, Z turns high, Y becomes low, and V_{OD} is negative. The D pin has an internal pullup resistor to V_{CC} , thus, when left open while the driver is enabled, output Y turns high and Z turns low.

Table 3. Driver Function Table SN65HVD1471, SN65HVD1474, SN65HVD1477

INPUT	OUTPUTS		FUNCTION		
D	Y	Z			
Н	Н	L	Actively drives the bus High		
L	L	Н	Actively drives the bus Low		
OPEN	Н	L	Actively drives the bus High by default		

When the differential input voltage defined as $V_{ID} = V_{(A)} - V_{(B)}$ is positive and higher than the positive input threshold, V_{IT+} , the receiver output, R, turns high. When V_{ID} is negative and less than the negative input threshold, V_{IT-} , the receiver output, R, turns low. If V_{ID} is between V_{IT+} and V_{IT-} the output is indeterminate. Internal biasing of the receiver inputs causes the output to go failsafe-high when the transceiver is disconnected from the bus (open-circuit), the bus lines are shorted (short-circuit), or the bus is not actively driven (idle bus).

Table 4. Receiver Function Table SN65HVD1471, SN65HVD1474, SN65HVD1477

DIFFERENTIAL INPUT	OUTPUT	FUNCTION
$V_{ID} = V_{(A)} - V_{(B)}$	R	
$V_{IT+} < V_{ID}$	Н	Receives valid bus High
$V_{IT-} < V_{ID} < V_{IT+}$?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	Receives valid bus Low
Open-circuit bus	Н	Fail-safe high output
Short-circuit bus	Н	Fail-safe high output
Idle (terminated) bus	Н	Fail-safe high output



9.4.1 Equivalent Circuits




Figure 25. D and RE Inputs




Figure 26. DE Input




Figure 27. R Output




Figure 28. Receiver Inputs




Figure 29. Driver Outputs

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The SN65HVD147x family consists of full-duplex RS-485 transceivers commonly used for asynchronous data transmissions. Full-duplex implementation requires two signal pairs (four wires), and allows each node to transmit data on one pair while simultaneously receiving data on the other pair.

To eliminate line reflections, each cable end is terminated with a termination resistor, $R_{(T)}$, whose value matches the characteristic impedance, Z_0 , of the cable. This method, known as parallel termination, allows for higher data rates over longer cable length.




Figure 30. Typical RS-485 Network With SN65HVD147x Full-Duplex Transceivers

10.2 Typical Application

A full-duplex RS-485 network consists of multiple transceivers connecting in parallel to two bus cables. On one signal pair, a master driver transmits data to multiple slave receivers. The master driver and slave receivers may remain fully enabled at all times. On the other signal pair, multiple slave drivers transmit data to the master receiver. To avoid bus contention, the slave drivers must be intermittently enabled and disabled such that only one driver is enabled at any time, as in half-duplex communication. The master receiver may remain fully enabled at all times.

Because the driver may not be disabled, only one driver should be connected to the bus when using the SN65HVD1471, SN65HVD1474, or SN65HVD1477 device.



Figure 31. Full-Duplex Transceiver Configurations



Typical Application (continued)

10.2.1 Design Requirements

RS-485 is a robust electrical standard suitable for long-distance networking that may be used in a wide range of applications with varying parameter requirements, such as distance, data rate, and number of nodes.

10.2.1.1 Data Rate and Bus Length

There is an inverse relationship between data rate and cable length, which means the higher the data rate, the short the cable length; and conversely, the lower the data rate, the longer the cable length. While most RS-485 systems use data rates between 10 kbps and 100 kbps, some applications require data rates up to 250 kbps at distances of 4000 ft and longer. Longer distances are possible by allowing for small signal jitter of up to 5 or 10%.




Figure 32. Cable Length vs Data Rate Characteristic

10.2.1.2 Stub Length

When connecting a node to the bus, the distance between the transceiver inputs and the cable trunk, known as the stub, should be as short as possible. Stubs present a non-terminated piece of bus line which can introduce reflections as the length of the stub increases. As a general guideline, the electrical length, or round-trip delay, of a stub should be less than one-tenth of the rise time of the driver, thus giving a maximum physical stub length as shown in Equation 1.

 $L_{(STUB)} \le 0.1 \times t_r \times v \times c$

where

- t_r is the 10/90 rise time of the driver
- v is the signal velocity of the cable or trace as a factor of c
- c is the speed of light (3 x 10^8 m/s)

(1)

Per Equation 1. Table 5 lists the maximum cable-stub lengths for the minimum-driver output rise-times of the SN65HVD147x full-duplex family of transceivers for a signal velocity of 78%.

Table 5. Maximum Stub Length

DEVICE	MINIMUM DRIVER OUTPUT	MAXIMUM STUB LENGTH				
	RISE TIME (ns)	(m)	(ft)			
SN65HVD1470	100	2.34	7.7			
SN65HVD1471	100	2.34	7.7			
SN65HVD1473	4	0.1	0.3			
SN65HVD1474	4	0.1	0.3			
SN65HVD1476	2	0.05	0.15			
SN65HVD1477	2	0.05	0.15			



10.2.1.3 **Bus Loading**

The RS-485 standard specifies that a compliant driver must be able to driver 32 unit loads (UL), where 1 unit load represents a load impedance of approximately 12 k Ω . Because the SN65HVD147x family consists of 1/8 UL transceivers, connecting up to 256 receivers to the bus is possible.

10.2.1.4 Receiver Failsafe

The differential receivers of the SN65HVD147x family are failsafe to invalid bus states caused by the following:

- · Open bus conditions, such as a disconnected connector
- Shorted bus conditions, such as cable damage shorting the twisted-pair together
- · Idle bus conditions that occur when no driver on the bus is actively driving

In any of these cases, the differential receiver will output a failsafe logic high state so that the output of the receiver is not indeterminate.

Receiver failsafe is accomplished by offsetting the receiver thresholds such that the *input indeterminate* range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a high when the differential input V_{ID} is more positive than 200 mV, and must output a Low when V_{ID} is more negative than -200 mV. The receiver parameters which determine the failsafe performance are V_{IT+} , V_{IT-} , and V_{hys} (the separation between V_{IT+} and V_{IT-}). As shown in the Electrical Characteristics table, differential signals more negative than -200 mV will always cause a low receiver output, and differential signals more positive than 200 mV will always cause a high receiver output.

When the differential input signal is close to zero, it is still above the V_{IT+} threshold, and the receiver output will be High. Only when the differential input is more than V_{hys} below V_{IT+} will the receiver output transition to a Low state. Therefore, the noise immunity of the receiver inputs during a bus fault conditions includes the receiver hysteresis value, V_{hys} , as well as the value of V_{IT+} .




Figure 33. SN65HVD147x Noise Immunity Under Bus Fault Conditions

10.2.1.5 Transient Protection

The bus pins of the SN65HVD147x full-duplex transceiver family include on-chip ESD protection against ± 30 -kV HBM and ± 16 -kV IEC 61000-4-2 contact discharge. The International Electrotechnical Commission (IEC) ESD test is far more severe than the HBM ESD test. The 50% higher charge capacitance, $C_{(S)}$, and 78% lower discharge resistance, $R_{(D)}$, of the IEC model produce significantly higher discharge currents than the HBM model.

As stated in the IEC 61000-4-2 standard, contact discharge is the preferred transient protection test method. Although IEC air-gap testing is less repeatable than contact testing, air discharge protection levels are inferred from contact discharge test results.






Figure 34. HBM and IEC ESD Models and Currents in Comparison (HBM Values in Parenthesis)

The on-chip implementation of IEC ESD protection significantly increases the robustness of equipment. Common discharge events occur because of human contact with connectors and cables. Designers may choose to implement protection against longer duration transients, typically referred to as surge transients.

EFTs are generally caused by relay-contact bounce or the interruption of inductive loads. Surge transients often result from lightning strikes (direct strike or an indirect strike which induce voltages and currents), or the switching of power systems, including load changes and short circuit switching. These transients are often encountered in industrial environments, such as factory automation and power-grid systems.

Figure 35 compares the pulse-power of the EFT and surge transients with the power caused by an IEC ESD transient. The left hand diagram shows the relative pulse-power for a 0.5kV surge transient and 4-kV EFT transient, both of which dwarf the 10-kV ESD transient visible in the lower-left corner. 500-V surge transients are representative of events that may occur in factory environments in industrial and process automations.

The right hand diagram shows the pulse-power of a 6-kV surge transient, relative to the same 0.5-kV surge transient. 6-kV surge transients are most likely to occur in power generation and power-grid systems.




Figure 35. Power Comparison of ESD, EFT, and Surge Transients

In the case of surge transients, high-energy content is characterized by long pulse duration and slow decaying pulse power. The electrical energy of a transient that is dumped into the internal protection cells of a transceiver is converted into thermal energy, which heats and destroys the protection cells, thus destroying the transceiver. Figure 36 shows the large differences in transient energies for single ESD, EFT, surge transients, and an EFT pulse train that is commonly applied during compliance testing.




Figure 36. Comparison of Transient Energies

10.2.2 Detailed Design Procedure

In order to protect bus nodes against high-energy transients, the implementation of external transient protection devices is therefore necessary. Figure 37 shows a protection circuit against 16-kV ESD, 4-kV EFT, and 1-kV surge transients.





Figure 37. Transient Protection Against ESD, EFT, and Surge transients



Table 6. Bill of Materials

DEVICE	FUNCTION	ORDER NUMBER	MANUFACTURER
XCVR	3.3-V, full-duplex RS-485 transceiver	SN65HVD147xD	ТІ
R1	10-Ω, pulse-proof thick-film	CRCW0603010RJNEAHP	Vishay
R2	resistor		
TVS	Bidirectional 400-W transient suppressor	CDSOT23-SM712	Bourns

10.2.3 Application Curves





11 Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be buffered with a 100-nF ceramic capacitor located as close to the supply pins as possible. The TPS76333 is a linear voltage regulator suitable for the 3.3-V supply.

12 Layout

12.1 Layout Guidelines

On-chip IEC-ESD protection is good for laboratory and portable equipment but never sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices.

Because ESD and EFT transients have a wide frequency bandwidth from approximately 3-MHz to 3-GHz, high-frequency layout techniques must be applied during PCB design.

For successful PCB design, begin with the design of the protection circuit (see Figure 41).

- 1. Place the protection circuitry close to the bus connector to prevent noise transients from penetrating your board
- 2. Use V_{CC} and ground planes to provide low-inductance. Note that high-frequency currents follow the path of least inductance and not the path of least impedance.
- 3. Design the protection components into the direction of the signal path. Do not force the transient currents to divert from the signal path to reach the protection device.
- 4. Apply 100-nF to 220-nF bypass capacitors as close as possible to the V_{CC}-pins of transceiver, UART, controller ICs on the board (see Figure 41).
- 5. Use at least two vias for V_{CC} and ground connections of bypass capacitors and protection devices to minimize effective via-inductance (see Figure 41).
- 6. Use $1-k\Omega$ to $10-k\Omega$ pullup and pulldown resistors for enable lines to limit noise currents in theses lines during transient events (see Figure 41).
- 7. Insert pulse-proof resistors into the A and B bus lines if the TVS clamping voltage is higher than the specified maximum voltage of the transceiver bus pins. These resistors limit the residual clamping current into the transceiver and prevent it from latching up (see Figure 41).
- 8. While pure TVS protection is sufficient for surge transients up to 1 kV, higher transients require metal-oxide varistors (MOVs) which reduce the transients to a few hundred volts of clamping voltage, and transient blocking units (TBUs) that limit transient current to less than 1 mA.



12.2 Layout Example




Figure 41. SN65HVD147x Layout Example



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

SUPPORT & TECHNICAL TOOLS & PARTS PRODUCT FOLDER **SAMPLE & BUY** COMMUNITY **DOCUMENTS** SOFTWARE SN65HVD1470 Click here Click here Click here Click here Click here SN65HVD1471 Click here Click here Click here Click here Click here SN65HVD1473 Click here Click here Click here Click here Click here SN65HVD1474 Click here Click here Click here Click here Click here SN65HVD1476 Click here Click here Click here Click here Click here SN65HVD1477 Click here Click here Click here Click here Click here

Table 7. Related Links

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution




This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





www.ti.com

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN65HVD1470D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1470
SN65HVD1470D.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1470
SN65HVD1470DGS	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1470
SN65HVD1470DGS.B	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1470
SN65HVD1470DGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1470
SN65HVD1470DGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1470
SN65HVD1470DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1470
SN65HVD1470DR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1470
SN65HVD1471D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1471D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1471DGK	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1471
SN65HVD1471DGK.B	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1471
SN65HVD1471DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1471
SN65HVD1471DGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1471
SN65HVD1471DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1471DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1471DRG4	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1471DRG4.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1471
SN65HVD1473D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1473D.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1473DGS	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1473
SN65HVD1473DGS.B	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1473
SN65HVD1473DGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1473
SN65HVD1473DGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1473
SN65HVD1473DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1473DR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1473DRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1473DRG4.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1473
SN65HVD1474D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1474





www.ti.com

17-Jun-2025

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	Carrier RoHS Lead finish, (3) Ball materia		MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN65HVD1474D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1474
SN65HVD1474DGK	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1474
SN65HVD1474DGK.B	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1474
SN65HVD1474DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU SN NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1474
SN65HVD1474DGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1474
SN65HVD1474DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1474
SN65HVD1474DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1474
SN65HVD1476D	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476D.A	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476D.B	Active	Production	SOIC (D) 14	50 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DGS	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DGS.A	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DGS.B	Active	Production	VSSOP (DGS) 10	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DGSR	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DGSR.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DGSR.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1476
SN65HVD1476DR	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DR.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DR.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DRG4	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DRG4.A	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1476DRG4.B	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	HVD1476
SN65HVD1477D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477
SN65HVD1477D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477
SN65HVD1477D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477
SN65HVD1477DGK	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1477
SN65HVD1477DGK.A	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1477
SN65HVD1477DGK.B	Active	Production	VSSOP (DGK) 8	80 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1477
SN65HVD1477DGKR	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1477
SN65HVD1477DGKR.A	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1477



17-Jun-2025



www.ti.com

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
SN65HVD1477DGKR.B	Active	Production	VSSOP (DGK) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1477
SN65HVD1477DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477
SN65HVD1477DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477
SN65HVD1477DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	VD1477

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



www.ti.com 23-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS WHO WE PI WHO WE PI WHO WE BO WE Cavity AO WE Cavity AO WE Cavity

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1470DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1470DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1471DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1471DR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1471DRG4	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1473DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1474DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1474DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1476DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1476DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1476DRG4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1477DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
SN65HVD1477DR	SOIC	D	8	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 23-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1470DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
SN65HVD1470DR	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD1471DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
SN65HVD1471DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD1471DRG4	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD1473DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
SN65HVD1474DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
SN65HVD1474DR	SOIC	D	8	2500	353.0	353.0	32.0
SN65HVD1476DGSR	VSSOP	DGS	10	2500	364.0	364.0	27.0
SN65HVD1476DR	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD1476DRG4	SOIC	D	14	2500	353.0	353.0	32.0
SN65HVD1477DGKR	VSSOP	DGK	8	2500	353.0	353.0	32.0
SN65HVD1477DR	SOIC	D	8	2500	353.0	353.0	32.0



www.ti.com 23-Jul-2025

TUBE




*All dimensions are nominal

SN65HVD1470D	Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
SN65HVD1470DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1470DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1471D D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DB D S	SN65HVD1470D	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1470DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1471D D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473DB DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473DB D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DB D SOIC <td>SN65HVD1470D.B</td> <td>D</td> <td>SOIC</td> <td>14</td> <td>50</td> <td>507</td> <td>7.85</td> <td>3750</td> <td>2.24</td>	SN65HVD1470D.B	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1471D D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1471DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474D D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DBK D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP	SN65HVD1470DGS	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1471D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1471DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1471DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.A D <t< td=""><td>SN65HVD1470DGS.B</td><td>DGS</td><td>VSSOP</td><td>10</td><td>80</td><td>330</td><td>6.55</td><td>500</td><td>2.88</td></t<>	SN65HVD1470DGS.B	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1471DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1471DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474D D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DBK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.A D	SN65HVD1471D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1471DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1473D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D	SN65HVD1471D.B	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1473D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DB D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DBK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D <	SN65HVD1471DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD1473D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DD D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DBK D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS.A DGS <t< td=""><td>SN65HVD1471DGK.B</td><td>DGK</td><td>VSSOP</td><td>8</td><td>80</td><td>330</td><td>6.55</td><td>500</td><td>2.88</td></t<>	SN65HVD1471DGK.B	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD1473DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474D D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DBK D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477DA D	SN65HVD1473D	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1473DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1474DD D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476DG.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D <	SN65HVD1473D.B	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1474D D SOIC 8 75 507 8 3940 4.32 SN65HVD1474D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D.A D SOI	SN65HVD1473DGS	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1474D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D S	SN65HVD1473DGS.B	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1474DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D	SN65HVD1474D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1474DGK.B DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1476D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK <t< td=""><td>SN65HVD1474D.B</td><td>D</td><td>SOIC</td><td>8</td><td>75</td><td>507</td><td>8</td><td>3940</td><td>4.32</td></t<>	SN65HVD1474D.B	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1476D D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGKA DGK <td< td=""><td>SN65HVD1474DGK</td><td>DGK</td><td>VSSOP</td><td>8</td><td>80</td><td>330</td><td>6.55</td><td>500</td><td>2.88</td></td<>	SN65HVD1474DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD1476D.A D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1474DGK.B	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD1476D.B D SOIC 14 50 507 7.85 3750 2.24 SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476D	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1476DGS DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476D.A	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1476DGS.A DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476D.B	D	SOIC	14	50	507	7.85	3750	2.24
SN65HVD1476DGS.B DGS VSSOP 10 80 330 6.55 500 2.88 SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476DGS	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1477D D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476DGS.A	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1477D.A D SOIC 8 75 507 8 3940 4.32 SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1476DGS.B	DGS	VSSOP	10	80	330	6.55	500	2.88
SN65HVD1477D.B D SOIC 8 75 507 8 3940 4.32 SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1477D	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1477DGK DGK VSSOP 8 80 330 6.55 500 2.88 SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1477D.A	D	SOIC	8	75	507	8	3940	4.32
SN65HVD1477DGK.A DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1477D.B	D	SOIC	8	75	507	8	3940	4.32
	SN65HVD1477DGK	DGK	VSSOP	8	80	330	6.55	500	2.88
SN65HVD1477DGK.B DGK VSSOP 8 80 330 6.55 500 2.88	SN65HVD1477DGK.A	DGK	VSSOP	8	80	330	6.55	500	2.88
	SN65HVD1477DGK.B	DGK	VSSOP	8	80	330	6.55	500	2.88



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187.





- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
- 9. Size of metal pad may vary due to creepage requirement.





- 11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 12. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated