Date: 03-11-2011



TrueBeam Power Daughter Card

FPGA Release Memo

Approval List

Approver's Name	Approver's Position Title	Date / Signature
Moussa Iskandar	Electrical Engineer	4-12-2011 H. ISKandar

Date: 03-11-2011

To:

Moussa Iskandar

From:

Tom Chia

Date:

March 11, 2011

Subject:

Release Memo of 100047705 version 1.0 for Power Daughter Card FPGA

Purpose

The 1.0 engineering release of the Power Daughter Card FPGA 100047705 is, in the opinion of the responsible engineer, ready for release.

The following items attest to the overall quality of the product:

- No DRs are known to exist for this FPGA.
- All source code used for the development of this device are archived.
- Documentation is complete, up-to-date, and available for examination. This documentation includes:
 - 1. Build procedure (HET Actel FPGA Build Prodedure, document 100053565-01).
 - 2. Circuit Description Document 100025094.
 - 3. Complete Build source and project files in TFS

Date: 03-11-2011

TrueBeam Power Daughter Card FPGA Release Memo Information		
Product Name	Power Daughter Card FPGA	
Version (x.y.zz) and part number	Version 1.6 PN. 100047705	
Date of Release	March 11, 2011	
Level of release	Initial engineering release	
Purpose for this release (e.g. fix DRs #, add feature X)	Initial engineering release	
DRs which were resolved with completed Resolution field, if applicable	N/A	
All outstanding DRs: (list DR #'s and criticality), if applicable	Currently no DRs are known to exist for this design.	
List device Checksum	Actel Checksum 79E5	
Installation Checksum	Not Applicable	
Programming File Size	100047705-01.stp file = 66Kbytes	
Compatibility with other software, hardware, hardware platform, operating system, if applicable	This FPGA Build is compatible with Power Daughter Card FPGA firmware version of TrueBeam release 1.6	
Requirements Specification and the version of specification to which the device was developed.	Author: Moussa Iskandar Title: Power Daughter Card description Requirements.doc	
Complete file spec of the location of the build procedure	File spec HET Actel FPGA Build Prodedure: 100053565-01 Version 1.0	
Location of source and executables	In TFS: \$/TsunamiHE/Rel_indep\Hardware/FPGA/PWR-DTR-CARD\100041410-4	
Description of Validation Test		