## Código VHDL PRACTICA 03. Componente ALU 1 BIT

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity ALU 1BIT is
  Port (a, b, sel a, sel b, cin: in STD LOGIC;
      operacion: in STD LOGIC VECTOR (1 downto 0);
      cout, resul : out STD_LOGIC);
end ALU 1BIT;
architecture Behavioral of ALU 1BIT is
signal a aux, b aux, ab, aorb, axorb, amasb, cout aux, resul aux : STD LOGIC;
begin
process(operacion, sel a, sel b, a, b, cin, a aux, b aux, ab, aorb, axorb, amasb)
begin
     a aux <= a xor sel a;
     b aux <= b xor sel b;
     ab <= a aux and b aux;
     aorb <= a aux or b aux;
     axorb <= a aux xor b aux;
     amasb <= (a aux xor b aux) xor cin;
     cout aux <= (b aux and cin) or (a aux and cin) or (a aux and b aux);
     case operacion is
          when "00" \Rightarrow resul aux \Rightarrow ab;
          when "01" => resul aux <= aorb;
          when "10" => resul aux <= axorb;
          when others => resul aux <= amasb;
     end case:
end process;
cout <= cout aux;
resul <= resul aux;
end Behavioral;
```

#### Código VHDL PRACTICA 03. CONJUNTO


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity PRACTICA03 is
  Port (A,B: in STD LOGIC VECTOR (3 downto 0);
      operacion: in STD_LOGIC_VECTOR (3 downto 0);
      Z, Cout, Ovf, N: out STD LOGIC;
      R: out STD LOGIC VECTOR (3 downto 0));
end PRACTICA03;
-- N -> Signo, Cout-> C, Z -> Cero, Ovf -> Overflow
-- CarryOut v Overflow, valen 0 cuando son operaciones lógicas
architecture Behavioral of PRACTICA03 is
component ALU 1BIT is
  Port (a, b, sel a, sel b, cin: in STD LOGIC;
      operacion: in STD LOGIC VECTOR (1 downto 0);
      cout, resul : out STD LOGIC);
end component:
signal sel aAux, sel bAux : std logic;
signal carries, R aux: STD LOGIC VECTOR(3 downto 0);
signal oper aux : STD LOGIC VECTOR(1 downto 0);
begin
     sel aAux<=operacion(3);
     sel bAux<=operacion(2);
     oper aux<=operacion(1 downto 0);
     ALU01: ALU 1BIT port map(a=>A(0), b=>B(0), sel a=>sel aAux, sel b=>sel bAux, cin=>sel bAux,
operacion=>oper aux, cout=>carries(0), resul=>R aux(0));
     ALU02: ALU 1BIT port map(a=>A(1), b=>B(1), sel a=>sel aAux, sel b=>sel bAux, cin=>carries(0),
operacion=>oper aux, cout=>carries(1), resul=>R aux(1));
     ALU03: ALU_1BIT port map(a = A(2), b = B(2), sel a = sel aAux, sel b = sel bAux, cin=>carries(1),
operacion=>oper aux, cout=>carries(2), resul=>R aux(2));
     ALU04: ALU 1BIT port map(a=>A(3), b=>B(3), sel a=>sel aAux, sel b=>sel bAux, cin=>carries(2),
operacion=>oper aux, cout=>carries(3), resul=>R aux(3));
     Z \le '1' \text{ when } R \text{ aux} = "0000" \text{ else } '0';
     R \le R aux;
     N \le R \ aux(3);
     Cout<= carries(3) when oper aux = "11" else '0':
     Ovf<= (carries(3) xor carries(2)) when oper aux = "11" else '0';
end Behavioral;
```

### Código VHDL PRACTICA 03. TEST BENCH— PRACTICA CONJUNTA

```
LIBRARY ieee;
USE ieee.std logic 1164.ALL;
ENTITY PRACTICA03 TB IS
END PRACTICA03 TB;
ARCHITECTURE behavior OF PRACTICA03 TB IS
  COMPONENT PRACTICA03
  PORT(
     A: IN std logic vector(3 downto 0);
     B: IN std logic vector(3 downto 0);
     operacion: IN std logic vector(3 downto 0);
     Z: OUT std logic;
     Cout: OUT std logic;
     Ovf: OUT std logic;
     N: OUT std logic;
     R: OUT std logic vector(3 downto 0)
  END COMPONENT;
 --Inputs
 signal A: std logic vector(3 downto 0) := (others => '0');
 signal B: std logic vector(3 downto 0) := (others => '0');
 signal operacion: std logic vector(3 downto 0) := (others
=> '0');
     --Outputs
 signal Z : std logic;
 signal Cout: std logic;
 signal Ovf : std logic;
 signal N: std logic;
 signal R: std logic vector(3 downto 0);
BEGIN
     -- Instantiate the Unit Under Test (UUT)
 uut: PRACTICA03 PORT MAP (
     A => A
     B \Rightarrow B
     operacion => operacion,
     Z \Rightarrow Z
     Cout => Cout,
     Ovf => Ovf,
     N => N,
     R \Rightarrow R
 -- Stimulus process
 stim proc: process
 begin
           A<="0000":
           B<="0000";
                         wait for 100 ns;
```

```
wait for 100 ns:
          A<="0101":
          B<="1110";
           -- operacion = selA&selB&oper
          operacion<="0011"; -- SUMA
          wait for 100 ns;
          operacion<="0111"; -- RESTA
          wait for 100 ns;
          operacion<="0000"; -- AND
          wait for 100 ns;
          operacion<="1101"; -- NAND
          wait for 100 ns:
          operacion<="0001"; -- OR
          wait for 100 ns;
          operacion<="1100"; -- NOR
          wait for 100 ns;
          operacion<="0010"; -- XOR
          wait for 100 ns:
          operacion<="1010"; --XNOR
          wait for 100 ns;
          A<="0101":
          B<="0111":
          operacion<="0011"; -- SUMA
          wait for 100 ns;
          A<="0101":
          B<="0101";
          operacion<="0111"; -- RESTA
          wait for 100 ns;
          operacion<="1101"; --NAND(NOT)
   -- insert stimulus here
   wait;
 end process;
END:
```

## Código VHDL PRACTICA 03. DIAGRAMA RTL -> COMPONENTE ALU



# Código VHDL PRACTICA 03. DIAGRAMA RTL. FINAL

