# ECEN 429: Introduction to Digital Systems Design Laboratory North Carolina Agricultural and Technical State University Department of Electrical and Computer Engineering Ian Parker (Reporter) Tayanna Lee (Lab Partner) February 21, 2019

Lab #4

#### Introduction:

In this lab we are learning to work with multiplexers and use them to implement functions. Multiplexers can be great tools used in complex logic circuits and we see how they're used in everyday life ( such as train systems for example). This lab also focuses on the use of components in VHDL code. This lab should give us a good understanding of how to efficiently and effectively re-use code using components.


Possible Inputs for 4:1 MUX

A	В	С	D				
0	0	0	0				
0	0	0	1				
0	0	1	0				
0	0	1	1				
0	1	0	0				
0	1	0	1				
0	1	1	0				
0	1	1	1				
1	0	0	0				
1	0	0	1				
1	0	1	0				
1	0	1	1				
1	1	0	0				
1	1	0	1				
1	1	1	0				
1	1	1	1				

Truth Table

S1	S0	F
0	0	A
0	1	В
1	0	C
1	1	D

# Schematic for a 4:1 MUX



Pin Assignments for a 4:1 MUX

NAME	I/O	PIN
A	IN	V15
В	IN	W15
С	IN	W17
D	IN	W16
S0	IN	V17
S1	IN	V16
F	OUT	U16

# Results for a 4:1 MUX




Figure 1.A) S1 = 0; S0 = 0; Thus F = A




Figure 1.B) S1 = 0; S0 = 1; Thus F = B




Figure 1.C) S1 =1; S0 = 0; Thus F = C




Figure 1.D) S1 =1; S0 = 1; Thus F = D

# Part 1 and 2)

Now that we have an understanding of a 4:1 MUX we can use it to implement the following scenarios...

- 1) A circuit that has 2 bits input and the output is their sum.
- 2) A circuit that has 2 bits input and the output is their subtraction.




Figure: A diagram showing how a 2 Bit ADDER and a 2 bit SUBTRACTOR can be implemented with a 4:1 Multiplexer.

Truth Table for 2-Bit ADDER


Inputs				Ou		
a1	aO	<b>b1</b>	ьо	c	s1	s0
o	0	0	0	0	0	0
o	O	o	1	0	O	1
o	O	1	O	0	O	1
o	0	1	1	0	1	1
o	1	O	O	0	O	1
o	1	O	1	0	1	o
o	1	1	O	0	1	1
0	1	1	1	1	O	0

Inputs			Outputs			
a1	a0	<b>b1</b>	ьо	c	s1	s0
1	0	0	О	0	0	1
1	O	O	1	0	1	1
1	o	1	O	1	O	O
1	O	1	1	1	O	1
1	1	O	O	0	1	1
1	1	O	1	1	O	O
1	1	1	O	1	O	1
1	1	1	1	1	1	O

# Truth Table for 2-Bit SUBTRACTOR

A1	A0	B1	В0	SUB1	SUB0
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
0	0	1	1	0	0
0	1	0	0	0	1
0	1	0	1	0	0
0	1	1	0	0	0
0	1	1	1	0	0
1	0	0	0	1	0
1	0	0	1	0	1
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	1	1
1	1	0	1	1	0
1	1	1	0	0	1
1	1	1	1	0	0

Schematic for a 2-Bit Adder and Subtractor feeding into a 4:1 MUX



# Results




Figure 1) Adder = 1010 Select = 00 Output is 0




Figure 2) Adder = 1100 Select = 00 Output = 1




Figure 3) Subtractor = 0001 Select = 01 Output = 0




Figure 4) Subtractor = 1100 Select = 11 Output = 1

### Appendices

#### Part 1 FourToOneMux VHDL Code:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity FourToOneMux is
  Port ( A : in STD_LOGIC;
      B: in STD_LOGIC;
      C: in STD_LOGIC;
      D: in STD_LOGIC;
      S0: in STD_LOGIC;
      S1: in STD_LOGIC;
      F : out STD_LOGIC);
end FourToOneMux;
architecture Behavioral of FourToOneMux is
  begin
    process(A,B,C,D,S0,S1) is
    begin
      if(S0 = '0' \text{ AND } S1 = '0') then
         F \leq A;
      elsif(S0= '1' AND S1 = '0')then
         F \leq B;
      elsif(S0 = '0' AND S1 = '1')then
         F \leq C;
      else
         F \leq D;
      end if;
     end process;
end Behavioral;
```

#### Part 1.1 TwoBitAdder VHDL Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TwoBitAdder is
  Port (A,B
              : in std logic vector(1 downto 0);
     SUM1, SUM0: out std logic);
end TwoBitAdder;
architecture Behavioral of TwoBitAdder is
  signal ANOT1, ANOT0, BNOT1, BNOT0: std logic;
    begin
       ANOT1 \leq not A(1);
       ANOT0 \leq not A(0);
       BNOT1 \leq not B(1);
       BNOT0 \le not B(0);
       sum1 \le (ANOT1 \text{ and } b(1) \text{ and } BNOT0)
         or (a(1) and ANOT0 and BNOT1 and b(0))
         or (ANOT1 and ANOT0 and b(1))
         or (ANOT1 and a(0) and BNOT1 and b(0))
         or (a(1) and a(0) and BNOT1 and BNOT0)
         or ( a(1) and a(0) and b(1) and b(0));
       sum0 \le (ANOT1 \text{ and } ANOT0 \text{ and } b(0))
         or (a(0)) and b(1) and BNOT0
         or (a(0) and BNOT1 and BNOT0)
         or (a(1) and ANOT0 and BNOT1)
         or (a(1)) and ANOT0 and b(0);
```

end Behavioral;

#### Part 1.3 TwoBitSubtractor VHDL Code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity TwoBitSubtractor is
  Port ( A,B: in STD_LOGIC_VECTOR(1 downto 0);
     SUB1, SUB0 : out STD LOGIC);
end TwoBitSubtractor;
architecture Behavioral of TwoBitSubtractor is
  signal ANOT1, ANOT0, BNOT1, BNOT0: STD LOGIC;
    begin
      ANOT1 \leq NOT A(1);
      ANOT0 \le NOT A(0);
      BNOT1 \leq NOT B(1);
      BNOT0 \le NOT B(0);
      SUB1 \le (A(1) AND A(0) AND BNOT1) OR (A(1) AND ANOT0 AND BNOT1 AND
BNOT0);
      SUB0 <= (A(0) AND BNOT1 AND BNOT1) OR (A(1) AND ANOT0 AND BNOT1
AND B0)) OR (A(1) AND A(0) AND B(1) AND BNOT0);
end Behavioral;
```

#### Part 2 AddSubtractMux VHDL Code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity AddSubtractMUX is
  Port ( A,B,C,D : in STD_LOGIC_VECTOR(1 downto 0);
      S1,S0: in STD LOGIC;
        F : out STD LOGIC);
end AddSubtractMUX;
architecture Behavioral of AddSubtractMUX is
      --MUX
      component FourToOneMux is
        port (A,B,C,D,S0,S1 : STD LOGIC;
            F : out STD LOGIC);
      end component;
      --ADDER
      component TwoBitAdder is
        port (A,B: in STD LOGIC VECTOR(1 downto 0);
            SUM1,SUM0: out STD LOGIC);
      end component;
      --SUBTRACTOR
      component TwoBitSubtractor is
        port (A,B: in STD LOGIC VECTOR(1 downto 0);
            SUB1,SUB0: out STD LOGIC);
      end component;
      signal SUM0Temp, SUM1Temp, SUB1Temp, SUB0Temp: STD LOGIC;
  begin
  ADDER: TwoBitAdder port map(A, B, SUM1Temp, SUM0Temp);
  SUBTRACTOR: TwoBitSubtractor port map(C, D, SUB1Temp, SUB0Temp);
  MUX: FourToOneMux port map(SUM1Temp, SUM0Temp, SUB1Temp, SUB0Temp, S0,S1,
F);
end Behavioral;
```

#### Constraint File

```
set property IOSTANDARD LVCMOS33 [get ports {A[1]}]
set property IOSTANDARD LVCMOS33 [get ports {A[0]}]
set property IOSTANDARD LVCMOS33 [get ports {B[1]}]
set property IOSTANDARD LVCMOS33 [get ports {B[0]}]
set property IOSTANDARD LVCMOS33 [get ports {C[1]}]
set property IOSTANDARD LVCMOS33 [get ports {C[0]}]
set property IOSTANDARD LVCMOS33 [get ports {D[1]}]
set property IOSTANDARD LVCMOS33 [get ports {D[0]}]
set property IOSTANDARD LVCMOS33 [get ports F]
set property IOSTANDARD LVCMOS33 [get ports S0]
set property IOSTANDARD LVCMOS33 [get ports S1]
set property PACKAGE PIN R2 [get ports {A[1]}]
set property PACKAGE PIN T1 [get ports {A[0]}]
set property PACKAGE PIN U1 [get ports {B[1]}]
set property PACKAGE PIN W2 [get ports {B[0]}]
set property PACKAGE PIN R3 [get ports {C[1]}]
set property PACKAGE PIN T2 [get ports {C[0]}]
set property PACKAGE PIN T3 [get ports {D[1]}]
set property PACKAGE PIN V2 [get ports {D[0]}]
set property PACKAGE PIN L1 [get ports F]
set property PACKAGE PIN W13 [get ports S0]
set property PACKAGE PIN W14 [get ports S1]
```