ECEN 429: Introduction to Digital Systems Design Laboratory North Carolina Agricultural and Technical State University Department of Electrical and Computer Engineering Ian Parker (Reporter) Tayanna Lee (Lab Partner) February, 28, 2019

Lab #5

Introduction:


For lab 5, our focus turned to latches and flip flops. Beginning with J-K Flip Flops, which are the most versatile. Followed by D Flip Flops, which are used to store value from the data line. And finally, back to J-K Flip Flops-enhancing its functions allowing it to reset and transition from enable to disable.

Part 1: Create a J-K Flip Flop and demonstrate it using 7-Segment Display as an output.

Truth Table

J	K	Selector	Q	QNOT	7-Seg Display
0	0	0	Q	QNOT	QNOT
0	0	1	Q	QNOT	Q
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	0	1
1	1	0	Q	QNOT	Q
1	1	1	Q	QNOT	QNOT

Schematic



Pin Assignment

Segment	
6	U7
5	W6
4	U8
3	V8
2	U5
1	V5
0	W7

INPUTS	
CLK	W5
J	R2

K	T1
SELECTOR	U1

Result




Figure 1.1) J = 0, K=1, Selector = 0, Segment Display = 1





Figure 1.2) J = 1, K = 0, Selector = 0, Segment Display = 0

Part 2: Create a D Flip-Flop Using S-R Latch and Inverter as Components Truth Table

D	CLK	Q	QNOT	7-Seg Display	STATE
?	0	Q	QNOT	QNOT	HOLD
0	1	0	1	0	RESET
1	1	1	0	1	SET

Schematic



Pin Assignment

Segment	
6	U7
5	W6
4	U8
3	V8
2	U5
1	V5
0	W7

INPUTS	
CLK	W5
D	R2





Figure 2.1) D= 1, CLK = 1.

Part 3: J-K Flip FLop with a Enable and Reset feature added to it
Truth Table

J	K	ENABLE	RESET	Selector 1	Selector 0
DC	DC	DC	1	0	1
DC	DC	0	0	Q	QNOT
0	0	1	0	Q	QNOT
0	1	1	0	0	1
1	0	1	0	1	0
1	1	1	0	TOGGLE	

Schematic



Pin Assignment

Segment Output	PIN
6	U7
5	W6
4	U8

3	V8
2	U5
1	V5
0	W7

INPUTS	PIN
CLK	W5
J	R2
K	T1
ENABLE	W13
RESET	W14
SELECTOR	V17




Figure 3.1) J = 1, K = 0, ENABLE = 1, RESET = 0, Selector = 0: Thus Segment Output = 0




Figure 3.1) J = 1, K = 0, ENABLE = 1, RESET = 0, Selector = 1:Thus Segment Output = 1

Conclusion:

To conclude, we became a little comfortable with coding J-K Flip Flops and D Flip Flops in VHDL. We were able to practice making particular modifications to the flip flops and how those changes made a significant difference to the truth table or how the FF moves from state to state.

Appendices:

Part 1 VHDL CODE : JK FLIP FLOP

library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

```
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity Lab5Part1 JKFlipFlop SourceFile is
  Port ( J,K,CLK,Selector : in STD LOGIC;
      Q,QNOT : out STD LOGIC;
      Segment: out STD LOGIC VECTOR(6 downto 0));
end Lab5Part1 JKFlipFlop SourceFile;
architecture Behavioral of Lab5Part1 JKFlipFlop SourceFile is
  signal QTemp, QNOTTemp, OutputTemp: STD LOGIC;
    component TwotoOneMUX --2:1 MUX
            port (A,B,S0 : in STD LOGIC;
                  Z: out STD_LOGIC);
    end component;
    begin
      MUX : TwotoOneMUX PORT MAP ( A => QTemp,
                             B \Rightarrow QNOTTemp,
                             S0 => Selector,
                             Z => OutputTemp);
      process(CLK)
        begin
           if(rising edge(CLK)) then --(clk'event and (clk = '1'))
             if((J = '0') AND (K = '0')) then
               --HOLD
               QTemp <= QTemp;
               QNOTTemp <= QNOTTemp;
             elsif((J = '0') AND (K = '1')) then
               QTemp \le '0';
               QNOTTemp <= '1';
             elsif((J = '1') AND (K = '0')) then
               QTemp <= '1';
               QNOTTemp <= '0';
             else
               QTemp \le NOT J;
               QNOTTemp <= NOT K;
```

Part 1 Constraints

```
set property IOSTANDARD LVCMOS33 [get_ports {Segment[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[4]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[5]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[6]}]
set property IOSTANDARD LVCMOS33 [get ports CLK]
set property IOSTANDARD LVCMOS33 [get ports J]
set property IOSTANDARD LVCMOS33 [get ports K]
set property IOSTANDARD LVCMOS33 [get ports Q]
set property IOSTANDARD LVCMOS33 [get ports QNOT]
set property IOSTANDARD LVCMOS33 [get ports Selector]
set property PACKAGE PIN R2 [get ports J]
set property PACKAGE PIN U1 [get ports Selector]
set property PACKAGE PIN T1 [get ports K]
set property PACKAGE PIN W5 [get ports CLK]
set property PACKAGE PIN V8 [get ports {Segment[3]}]
set property PACKAGE PIN W7 [get ports {Segment[0]}]
set property PACKAGE PIN V5 [get ports {Segment[1]}]
set property PACKAGE PIN U5 [get ports {Segment[2]}]
```

```
set property PACKAGE PIN U8 [get ports {Segment[4]}]
set property PACKAGE PIN W6 [get ports {Segment[5]}]
set property PACKAGE PIN U7 [get ports {Segment[6]}]
set property PACKAGE PIN E19 [get ports Q]
set property PACKAGE PIN U16 [get ports QNOT]
Part 2 VHDL Code: D-Flip Flop
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity DFlipFlop is
  Port (D, CLK: in STD LOGIC;
     Segment: out STD_LOGIC_VECTOR(6 downto 0));
end DFlipFlop;
architecture Behavioral of DFlipFlop is
      component SRLatch is
            port(S,R, CLK: in STD LOGIC;
             Q, QNOT: out STD LOGIC);
      end component;
      component INVERTER is
            port(Input : in STD LOGIC;
              Output : out STD LOGIC);
      end component;
  signal DTemp, DNOTTemp: STD LOGIC;--D DNOT for the D FLip FLop
  signal SRQTemp, SRQNOTTemp: STD LOGIC; -- The Q and QNOT output for the SR
  signal OutputTemp : STD LOGIC;--Output
    begin
      LATCH: SRLATCH PORT MAP( D, DNOTTemp, CLK, SRQTemp, SRQNOTTemp);
      INVERT: INVERTER PORT MAP(D, DNOTTemp);
```

```
process(CLK)
    begin
    if(rising_edge(CLK)) then
    if (SRQTemp = '1') then
        Segment <= "1001111";
    elsif(SRQNOTTemp = '0') then
        Segment <= "0000001";
    end if;
    end if;
    end process;
end Behavioral;</pre>
```

Part 3 VHDL Code JK Flip Flop with Reset and Enable

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Lab5Part1 JKFlipFlop SourceFile is
  Port ( J,K,CLK,Selector : in STD LOGIC;
     Q,QNOT: out STD LOGIC;
     Segment: out STD LOGIC VECTOR(6 downto 0));
end Lab5Part1 JKFlipFlop SourceFile;
architecture Behavioral of Lab5Part1 JKFlipFlop SourceFile is
  signal QTemp, QNOTTemp, OutputTemp : STD LOGIC;
    component TwotoOneMUX --2:1 MUX
           port (A,B,S0: in STD LOGIC;
                  Z: out STD LOGIC);
    end component;
    begin
```

```
MUX : TwotoOneMUX PORT MAP ( A => QTemp,
                               B \Rightarrow QNOTTemp,
                               S0 \Rightarrow Selector
                               Z => OutputTemp);
       process(CLK)
         begin
           if(rising edge(CLK)) then --(clk'event and (clk = '1'))
             if((J = '0') AND (K = '0')) then
                --HOLD
                QTemp <= QTemp;
                QNOTTemp <= QNOTTemp;
              elsif((J = '0') AND (K = '1')) then
                QTemp <= '0';
                QNOTTemp <= '1';
              elsif((J = '1') AND (K = '0')) then
                QTemp <= '1';
                QNOTTemp <= '0';
              else
                QTemp \le NOT J;
                QNOTTemp \leq NOT K;
             end if;
           end if;
       end process;
       process(OutputTemp)
         begin
           if(OutputTemp = '0') then
              Segment <= "0000001";
           elsif(OutputTemp = '1') then
              Segment <= "1001111";
           end if;
       end process;
end Behavioral;
```

Part 3 Constraints)

```
set property IOSTANDARD LVCMOS33 [get_ports {Segment[1]}]
set property IOSTANDARD LVCMOS33 [get ports {Segment[2]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[3]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[4]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[5]}]
set property IOSTANDARD LVCMOS33 [get_ports {Segment[6]}]
set property IOSTANDARD LVCMOS33 [get ports CLK]
set property IOSTANDARD LVCMOS33 [get ports J]
set property IOSTANDARD LVCMOS33 [get ports K]
set property IOSTANDARD LVCMOS33 [get ports Q]
set property IOSTANDARD LVCMOS33 [get ports QNOT]
set property IOSTANDARD LVCMOS33 [get ports Selector]
set property PACKAGE PIN R2 [get ports J]
set property PACKAGE PIN U1 [get ports Selector]
set property PACKAGE PIN T1 [get ports K]
set property PACKAGE PIN W5 [get ports CLK]
set property PACKAGE PIN V8 [get ports {Segment[3]}]
set property PACKAGE PIN W7 [get ports {Segment[0]}]
set property PACKAGE PIN V5 [get ports {Segment[1]}]
set property PACKAGE PIN U5 [get ports {Segment[2]}]
set property PACKAGE PIN U8 [get ports {Segment[4]}]
set property PACKAGE PIN W6 [get ports {Segment[5]}]
set property PACKAGE PIN U7 [get ports {Segment[6]}]
```

set property PACKAGE PIN E19 [get ports Q]

set property PACKAGE PIN U16 [get ports QNOT]