ECEN 429: Introduction to Digital Systems Design Laboratory North Carolina Agricultural and Technical State University Department of Electrical and Computer Engineering Ian Parker (Reporter) Tayanna Lee (Lab Partner)

March 28, 2019 Lab #7

Introduction:

For lab 7, we had to create an ALU with four different functions and a FSM. We then took these two separate programs and produced components from both, in order to develop a top-level design that performs a different function based upon the current state. We also implemented the seven segment display to show the results of those functions being executed.

Part 1: ALU

V All norte (17)


TRUTH TABLE
For two inputs A and B

SELECT(CASE)	OUTPUT (OPERATION)
00	XOR
01	NAND
10	ADD
11	SUBTRACT

PIN ASSIGNMENTS

All ports (17)							
Ao (4)	IN			1	14	LVCMOS33*	*
	IN	W17	~	1	14	LVCMOS33*	~
☑ Ao[2]	IN	W16	~	1	14	LVCMOS33*	•
	IN	V16	~	1	14	LVCMOS33*	. •
	IN	V17	~	1	14	LVCMOS33*	•
Bo (4)	IN			1	34	LVCMOS33*	•
▶ Bo[3]	IN	R2	~	1	34	LVCMOS33*	-
▶ Bo[2]	IN.	T1	~	1	34	LVCMOS33*	-
▶ Bo[1]	IN	U1	~	1	34	LVCMOS33*	•
▶ Bo[0]	IN	W2	~	1	34	LVCMOS33*	•
→	OUT			1	34	LVCMOS33*	•
✓ OUTPUTo[6]	OUT	U7	~	1	34	LVCMOS33*	
✓ OUTPUTo[5]	OUT	V5	~	1	34	LVCMOS33*	•
✓ OUTPUTo[4]	OUT	U5	~	1	34	LVCMOS33*	•
✓ OUTPUTo[3]	OUT	V8	~	1	34	LVCMOS33*	-
☑ OUTPUTo[2]	OUT	U8	~	1	34	LVCMOS33*	-
☑ OUTPUTo[1]	OUT	W6	~	1	34	LVCMOS33*	*
✓ OUTPUTo[0]	OUT	W7	~	1	34	LVCMOS33*	
🗸 👺 SELo (2)	IN			1	14	LVCMOS33*	•
SELo[1]	IN	W13	~	1	14	LVCMOS33*	•
SELo[0]	IN	W14	~	1	14	LVCMOS33*	

SCHEMATIC



RESULT




Figure 1.1) B(0000) XOR A(0001) = (0001) or 1 in HEX





Figure 1.2) B(0000) NAND A(0001) = (1111) or F in HEX

PART 2: FSM


STATE DIAGRAM



PIN ASSIGNMENTS

✓ ☑ All ports (13)					
→ √ CommandLed (2)	OUT			✓ 3	5 LVCMOS33* •
✓ CommandLed[1]	OUT	Li	~	✓ 3	5 LVCMOS33* ▼
✓ CommandLed[0]	OUT	P1	~	✓ 3	5 LVCMOS33* ▼
✓ ¹ ¹ ² OUTPUTo (7)	OUT			✓ 34	4 LVCMOS33* •
✓ OUTPUTo[6]	OUT	U7	~	✓ 34	4 LVCMOS33* ▼
✓ OUTPUTo[5]	OUT	V5	~	✓ 34	4 LVCMOS33* ▼
✓ OUTPUTo[4]	OUT	U5	~	✓ 34	4 LVCMOS33* ▼
✓ OUTPUTo[3]	OUT	V8	~	✓ 34	4 LVCMOS33* ▼
☑ OUTPUTo[2]	OUT	U8	~	✓ 34	LVCMOS33* ▼
✓ OUTPUTo[1]	OUT	W6	~	✓ 34	4 LVCMOS33* ▼
✓ OUTPUTo[0]	OUT	W7	~	✓ 34	LVCMOS33* ▼
✓ Scalar ports (4)					
☑ CLKled	OUT	V3	~	✓ 34	4 LVCMOS33* •
	IN	W5	~	✓ 34	4 LVCMOS33* ▼
☑ INPUTo	IN	R2	~	✓ 34	LVCMOS33* •
☑ RESETo	IN	T1	~	✓ 34	4 LVCMOS33* ▼

SCHEMATIC



RESULTS




Figure 2.1) INPUT = 1 and CLOCK is high. Here we see that the Command issued is (01) and the State is (1)





Figure 2.2) INPUT = 1 and CLOCK is high. Here we see that the Command issued is (10) and the State is (2)

PART 3: ALU-FSM Combined


TRUTH TABLE for ALU *For two inputs A and B*

SELECT(CASE)	OUTPUT (OPERATION)
00	XOR
01	NAND
10	ADD
11	SUBTRACT

STATE DIAGRAM



Schematic



PIN ASSIGNMENTS

Ao (4)	IN	
☑ Ao[3]	IN	W17
	IN	W16
	IN	V16
	IN	V17
Bo (4)	IN	
☑ Bo[3]	IN	R2
Bo[2]	IN	T1
Bo[1]	IN	U1
▶ Bo[0]	IN	W2
✓	OUT	
✓ OUTPUTo[6]	OUT	U7
✓ OUTPUTo[5]	OUT	V5
✓ OUTPUTo[4]	OUT	U5
☑ OUTPUTo[3]	OUT	V8
✓ OUTPUTo[2]	OUT	U8
✓ OUTPUTo[1]	OUT	W6
✓ OUTPUTo[0]	OUT	W7
√ √ √ M StateLED (2)	OUT	
✓ StateLED[1]	OUT	E19
✓ StateLED[0]	OUT	U16
✓		
✓ CLKled	OUT	V3
CLKo	IN	W5
FSMin	IN	Т3
☑ RESETo	IN	V2

RESULTS




Figure 3.1) INPUT = 1 and CLOCK is high. State(00). B(0000) XOR A(0001) = (0001) or 1 in HEX.




Figure 3.2) INPUT = 0 and CLOCK is high but RESET = 1 State(00). B(0000) XOR A(0000) = (0000) or 0 in HEX.

Conclusion:

In conclusion, this continues to strengthen our use of components and understanding of\FSM, and how they can be used as a control unit (in this case the ALU). This very difficult lab should give us a cushion for the labs to come, when it comes to implementing FSMs.

Appendices:

PART1

ALU

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.numeric std.all;
entity ALU is
 port(A,B : in std_logic_vector(3 downto 0);
      SEL: in std logic vector(1 downto 0);
         OUTPUT: out std logic vector (3 downto 0));
end;
architecture Behavioral of ALU is
  signal OutTemp, XOROutTemp: std logic vector(3 downto 0); --holds value for output of A
and B XORed, which will be shifted. Also a regular output temp signal
  begin
  process(SEL)
  begin
       if(SEL = "00") then
              OutTemp <= A XOR B; --XOR
              XOROutTemp <= OutTemp;
       elsif(SEL = "01") then
              OutTemp <= A NAND B; --NAND
       elsif(SEL = "10") then
         OutTemp <= (A NAND B) + "0100"; --ADD 4 to the inputs NANDed
       elsif(SEL = "11") then
         OutTemp <= (A NAND B) - "0010"; --SUBTRACT 2 to the inputs NANDed
      end if;
  end process;
  OUTPUT <= OutTemp;
end Behavioral;
```

DISPLAY

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Display is
  port(Input :in std logic vector(3 downto 0);
     Output :out std logic vector(6 downto 0));
end Display;
architecture Behavioral of Display is
 begin
 process (Input)
 begin
 case Input is
 -- Individual Segments
 when "0000" => Output <= "1000000"; --0
 when "0001" => Output <= "1111001"; --1
 when "0010" => Output <= "0100100";--2
 when "0011" => Output <= "0110000"; --3
 when "0100" => Output <= "0011001"; --4
 when "0101" => Output <= "0010010";--5
 when "0110" => Output <= "0000010";--6
 when "0111" => Output <= "1111000";--7
 when "1000" => Output <= "0000000";--8
 when "1001" => Output <= "0010000";--9
 when "1010" => Output <= "0100000";--10 A
 when "1011" => Output <= "0000011";--11 B
 when "1100" \Rightarrow Output \iff "1000110";--12 C
 when "1101" \Rightarrow Output \leq "0100001";--13 D
 when "1110" => Output <= "0000110";--14 E
 when "1111" => Output <= "0001110";--15 F
 end case;
 end process;
 end Behavioral;
```

TOPLEVEL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TopLevel is
  port(Ao,Bo : in std logic vector(3 downto 0);
     SELo: in std logic vector(1 downto 0);
   OUTPUTo: out std logic vector (6 downto 0));--for display
end TopLevel;
architecture Behavioral of TopLevel is
  signal ALU OUT DISPLAY IN: std logic vector(3 downto 0);--signal for the output of the
ALU which is also the input for the Display
  --ALU component
  component ALU port(A,B: in std logic vector(3 downto 0);
            SEL: in std logic vector(1 downto 0);
            OUTPUT: out std logic vector (3 downto 0));
  end component;
  component Display port(Input :in std logic vector(3 downto 0);
              Output :out std logic vector(6 downto 0));
  end component;
begin
  TopALU: ALU port
map(A=>Ao,B=>Bo,SEL=>SELo,OUTPUT=>ALU OUT DISPLAY IN);
  TopDisplay: Display port map(Input=>ALU OUT DISPLAY IN,Output=>OUTPUTo);
end Behavioral;
```

CONSTRAINT FILES

```
set property IOSTANDARD LVCMOS33 [get ports {Ao[3]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[2]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[1]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[0]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[3]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[2]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[1]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[0]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[6]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[5]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[4]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[3]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[2]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {OUTPUTo[0]}]
set property IOSTANDARD LVCMOS33 [get ports {SELo[1]}]
set property IOSTANDARD LVCMOS33 [get ports {SELo[0]}]
set property PACKAGE PIN W17 [get ports {Ao[3]}]
set property PACKAGE PIN W16 [get ports {Ao[2]}]
set property PACKAGE PIN V16 [get ports {Ao[1]}]
set property PACKAGE PIN V17 [get ports {Ao[0]}]
set property PACKAGE PIN R2 [get ports {Bo[3]}]
set property PACKAGE PIN T1 [get ports {Bo[2]}]
set property PACKAGE PIN U1 [get ports {Bo[1]}]
set property PACKAGE PIN W2 [get ports {Bo[0]}]
set property PACKAGE PIN U7 [get ports {OUTPUTo[6]}]
set property PACKAGE PIN V5 [get ports {OUTPUTo[5]}]
set property PACKAGE PIN U5 [get ports {OUTPUTo[4]}]
set property PACKAGE PIN V8 [get ports {OUTPUTo[3]}]
set property PACKAGE PIN U8 [get ports {OUTPUTo[2]}]
set property PACKAGE PIN W6 [get ports {OUTPUTo[1]}]
set property PACKAGE PIN W7 [get ports {OUTPUTo[0]}]
set property PACKAGE PIN W13 [get ports {SELo[1]}]
set property PACKAGE PIN W14 [get ports {SELo[0]}]
```

FSM

```
library ieee;
use ieee. std_logic_1164.all;
use ieee. std logic arith.all;
use ieee. std logic unsigned.all;
Entity FSM is--With Feedback
  Port(RESET, CLK, INPUT: in std logic;
          OUTPUT: out std logic vector(1 downto 0));
End:
Architecture Behavioral of FSM is
  Signal CS,NS: std logic vector(1 downto 0); --Current and Next State
  Begin
  Process(RESET,CLK)
  Begin
       if (RESET = '1')then-- When RESET is active
               CS<= "00";--Reset State Machine
       elsif(CLK='1' and CLK'EVENT) then
               CS<=NS;--When Clock is active, move to next state
       end if;
  end process;
  process (CS,INPUT)
  begin
  case CS is
  when ("00") = > --State 0
     if (INPUT = '1') then
       NS \le "01";
     else
       NS <= CS; --Stay in State
     end if;
  When ("01")=>--State 1
     if (INPUT = '1') then
       NS \le "10";
     else
       NS <= CS; --Stay in State
```

```
end if;
  When ("10")=>--State 2
     if (INPUT = '1') then
       NS<= "11";
       NS <= CS; --Stay in State
     end if;
  When ("11")=>--State 3
     if (INPUT = '1') then
       NS<= "00";
     else
       NS <= CS; --Stay in State
     end if;
  end case;
  end process;
  OUTPUT<= CS;
end Behavioral;
```

CLOCK DIVIDER

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity ClockDivider is
  port( clk : in STD LOGIC ;
     RESET: in STD LOGIC;
     SlowClock, led0: out STD LOGIC);
end Clockdivider;
architecture beh of Clockdivider is
  --signals for clock
  signal slowClock sig: STD LOGIC;
    begin
    process
    ; -- Counter. When this variable reaches the Most Signifigant Bit approximately one second (1
Hz) will have passed
    begin
    wait until (( clk 'EVENT) AND ( clk = '1'));--Wait until clock is high
      if ( RESET = '1') then
        -- Reset the Counter
       else
        --Start Counting by incrementing by 1
       cnt := STD LOGIC VECTOR( unsigned ( cnt ) + 1);
      end if;
          SlowClock <= cnt (26);
                                  --SlowClock = 1Hz
          slowClock sig <= cnt (26);
                                   -- same as slow clock
      --Display the clock information to the LED
      if ( slowClock sig = '1') then
       led0 <= '1';
```

```
else
         led0 \le '0';
       end if;
  end process;
end beh;
                                        DISPLAY
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Display is
  port(Input :in std_logic_vector(1 downto 0);
     Output :out std_logic_vector(6 downto 0));
end Display;
architecture Behavioral of Display is
 begin
 process (Input)
 begin
 case Input is
 --Individual Segments
 when "00" => Output <= "1000000"; --0
 when "01" => Output <= "1111001"; --1
 when "10" => Output <= "0100100";--2
 when "11" => Output <= "0110000"; --3
 end case;
 end process;
```

end Behavioral;

TOPLEVEL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TopLevel is
  port(CLKo,RESETo,INPUTo : in std logic;
    CommandLed: out std logic vector(1 downto 0);--Shows Command on State Machine
(for ALU even though not used in part 2)
    CLKled: out std logic;--Shows Clock
    OUTPUTo: out std logic vector (6 downto 0));--Shows State
end TopLevel;
architecture Behavioral of TopLevel is
  signal CommandTemp: std logic vector(1 downto 0);
  signal SlowClockTemp: std logic;
  --FSM component
  component FSM is port(RESET, CLK, INPUT: in std logic;
              OUTPUT: out std logic vector(1 downto 0));
  end component;
  --Clock component
  component ClockDivider is port( clk : in STD LOGIC ;
                  RESET: in STD LOGIC;
                  SlowClock , led0 : out STD_LOGIC );
  end component;
  -- Display component
  component Display port(Input :in std logic vector(1 downto 0);
              Output :out std logic vector(6 downto 0));
  end component;
begin
  TopFSM: FSM port map(RESET=>RESETo, CLK=> SlowClockTemp, INPUT=> INPUTo,
OUTPUT=>CommandTemp);
  TopClock : ClockDivider port map(CLK=>CLKo, RESET=> RESETo,SlowClock =>
SlowClockTemp, led0=>CLKled);
  TopDisplay : Display port map(Input=>CommandTemp, Output=>OUTPUTo);
```

CommandLed <= CommandTemp; --Sends the value of the command (output of FSM) to the LED

end Behavioral;

CONSTRAINT FILE

```
set property IOSTANDARD LVCMOS33 [get_ports {CommandLed[1]}]
set property IOSTANDARD LVCMOS33 [get_ports {CommandLed[0]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[6]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[5]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[4]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[3]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[2]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[1]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[0]}]
set property IOSTANDARD LVCMOS33 [get ports CLKled]
set property IOSTANDARD LVCMOS33 [get ports CLKo]
set property IOSTANDARD LVCMOS33 [get ports INPUTo]
set property IOSTANDARD LVCMOS33 [get ports RESETo]
set_property PACKAGE PIN L1 [get ports {CommandLed[1]}]
set property PACKAGE PIN P1 [get ports {CommandLed[0]}]
set property PACKAGE PIN U7 [get ports {OUTPUTo[6]}]
set property PACKAGE PIN V5 [get ports {OUTPUTo[5]}]
set property PACKAGE PIN U5 [get ports {OUTPUTo[4]}]
set property PACKAGE PIN V8 [get ports {OUTPUTo[3]}]
set property PACKAGE PIN U8 [get ports {OUTPUTo[2]}]
set property PACKAGE PIN W6 [get ports {OUTPUTo[1]}]
set property PACKAGE PIN W7 [get ports {OUTPUTo[0]}]
set property PACKAGE PIN V3 [get ports CLKled]
set_property PACKAGE PIN W5 [get ports CLKo]
set property PACKAGE PIN R2 [get ports INPUTo]
set property PACKAGE PIN T1 [get ports RESETo]
```

ALU

```
library ieee;
use ieee.std logic_1164.all;
use ieee.std logic unsigned.all;
use ieee.numeric std.all;
entity ALU is
  generic (constant X: natural := 3); --for shifts and roatates, number of bits is 3
  port(A,B: in std logic vector(3 downto 0);
      SEL: in std logic vector(1 downto 0);
         OUTPUT: out std logic vector (3 downto 0));
end;
architecture Behavioral of ALU is
  signal OutTemp, XOROutTemp: std logic vector(3 downto 0); --holds value for output of A
and B XORed, which will be shifted. Also a regular output temp signal
  begin
  process(SEL)
  begin
       if(SEL = "00") then
              OutTemp <= A XOR B; --XOR
              XOROutTemp <= OutTemp;
       elsif(SEL = "01") then
              OutTemp <= A NAND B; --NAND
       elsif(SEL = "10") then
         OutTemp <= (A NAND B) + "0100"; --ADD 4 to the inputs NANDed
              --OutTemp <= std logic vector(unsigned(XOROutTemp) sll X);--Shift Left
       elsif(SEL = "11") then
         OutTemp <= (A NAND B) - "0010"; --SUBTRACT 2 to the inputs NANDed
              --OutTemp <= std logic vector(unsigned(XOROutTemp) srl X);--Shift Right
      end if;
  end process;
  OUTPUT <= OutTemp;
end Behavioral;
```

FSM

```
library ieee;
use ieee. std logic 1164.all;
use ieee. std logic arith.all;
use ieee. std logic unsigned.all;
Entity FSM is
  Port(RESET, CLK, INPUT: in std logic;
          OUTPUT: out std logic vector(1 downto 0));
End;
Architecture Behavioral of FSM is
  Signal CS,NS: std logic vector(1 downto 0); --Current and Next State
  Begin
  Process(RESET,CLK)
  Begin
       if (RESET = '1')then-- When RESET is active
               CS<= "00";--Reset State Machine
       elsif(CLK='1' and CLK'EVENT) then
               CS<=NS;--When Clock is active, move to next state
       end if;
  end process;
  process (CS,INPUT)
  begin
  case CS is
  when ("00") = > --State 0
     if (INPUT = '1') then
       NS \le "01";
     else
       NS <= CS; --Stay in State
     end if;
  When ("01")=>--State 1
     if (INPUT = '1') then
       NS \le "10";
     else
       NS <= CS; --Stay in State
     end if;
  When ("10")=>--State 2
```

```
if (INPUT = '1') then
    NS<= "11";
else
    NS <= CS; --Stay in State
end if;
When ("11")=>--State 3
if (INPUT = '1') then
    NS<= "00";
else
    NS <= CS; --Stay in State
end if;
end case;
end process;
OUTPUT<= CS;
end Behavioral;</pre>
```

CLOCK DIVIDER

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC STD.ALL;
entity ClockDivider is
  port( clk : in STD LOGIC ;
     RESET: in STD LOGIC;
     SlowClock, led0: out STD LOGIC);
end Clockdivider;
architecture beh of Clockdivider is
  --signals for clock
  signal slowClock sig: STD LOGIC;
    begin
    process
    ; -- Counter. When this variable reaches the Most Signifigant Bit approximately one second (1
Hz) will have passed
    begin
    wait until (( clk 'EVENT) AND ( clk = '1'));--Wait until clock is high
      if ( RESET = '1') then
        -- Reset the Counter
       else
        --Start Counting by incrementing by 1
       cnt := STD LOGIC VECTOR( unsigned ( cnt ) + 1);
      end if;
          SlowClock <= cnt (26);
                                  --SlowClock = 1Hz
          slowClock sig <= cnt (26);
                                   -- same as slow clock
      --Display the clock information to the LED
      if ( slowClock sig = '1') then
       led0 <= '1';
```

```
else
led0 <= '0';
end if;

end process;
end beh;</pre>
```

DISPLAY

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity Display is
  port(Input :in std logic vector(3 downto 0);
     Output :out std logic vector(6 downto 0));
end Display;
architecture Behavioral of Display is
 begin
 process (Input)
 begin
 case Input is
 -- Individual Segments
 when "0000" => Output <= "1000000"; --0
 when "0001" => Output <= "1111001"; --1
 when "0010" => Output <= "0100100";--2
 when "0011" => Output <= "0110000"; --3
 when "0100" => Output <= "0011001"; --4
 when "0101" => Output <= "0010010";--5
 when "0110" => Output <= "0000010";--6
 when "0111" => Output <= "1111000";--7
 when "1000" => Output <= "0000000";--8
 when "1001" => Output <= "0010000";--9
 when "1010" => Output <= "0100000";--10 A
 when "1011" => Output <= "0000011";--11 B
 when "1100" \Rightarrow Output \iff "1000110";--12 C
 when "1101" \Rightarrow Output \leq "0100001";--13 D
 when "1110" => Output <= "0000110";--14 E
 when "1111" => Output <= "0001110";--15 F
 end case;
 end process;
 end Behavioral;
```

TOP LEVEL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity TopLevel is
  port(Ao,Bo: in std logic vector(3 downto 0);--Inputs for ALU
     FSMin: in std logic;--Input for FSM
     CLKo, RESETo: in std logic;
     CLKled: out std logic; -- Shows Clock
     StateLED: out std logic vector(1 downto 0); -- Shows the current State, the output of the
FSM
     OUTPUTo: out std logic vector (6 downto 0));--for display, shows result of ALU
end TopLevel;
architecture Behavioral of TopLevel is
  signal FSMoutTemp: std logic vector(1 downto 0); --The command of the FSM which is
used as the select bit of the ALU
  signal ALUoutTemp: std logic vector(3 downto 0); -- The output of the ALU which will be
used as the input of the 7SegDisplay
  signal SlowClockTemp: std logic; --For the SlowClock
  --ALU component
  component ALU port(A,B: in std logic vector(3 downto 0);
            SEL: in std logic vector(1 downto 0);
            OUTPUT: out std logic vector (3 downto 0));
  end component;
  -- Display Component
  component Display port(Input:in std logic vector(3 downto 0);
              Output :out std logic vector(6 downto 0));
  end component;
  --FSM component
  component FSM is port(RESET, CLK, INPUT: in std logic;
              OUTPUT: out std logic vector(1 downto 0));
  end component;
  -- Clock component
  component ClockDivider is port( clk : in STD LOGIC ;
                   RESET: in STD LOGIC;
                   SlowClock, led0: out STD LOGIC);
```

```
end component;

begin

TopALU : ALU port map(A=>Ao, B=>Bo, SEL=> FSMoutTemp, OUTPUT=>ALUoutTemp);

TopDisplay : Display port map(Input=> ALUoutTemp, Output=>OUTPUTo);

TopFSM : FSM port map(RESET=>RESETo, CLK=>SlowClockTemp, INPUT=> FSMin, OUTPUT=>FSMoutTemp);

TopClock : ClockDivider port map(clk=>CLKo, RESET=>RESETo,SlowClock => SlowClockTemp, led0=>CLKled );

StateLED <= FSMoutTemp;
end Behavioral;</pre>
```

CONSTRAINT FILES

```
set property IOSTANDARD LVCMOS33 [get ports {Ao[3]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[2]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[1]}]
set property IOSTANDARD LVCMOS33 [get ports {Ao[0]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[3]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[2]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[1]}]
set property IOSTANDARD LVCMOS33 [get ports {Bo[0]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[6]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[5]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[4]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[3]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[2]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[1]}]
set property IOSTANDARD LVCMOS33 [get ports {OUTPUTo[0]}]
set property IOSTANDARD LVCMOS33 [get_ports {StateLED[1]}]
set property IOSTANDARD LVCMOS33 [get ports {StateLED[0]}]
set property IOSTANDARD LVCMOS33 [get ports CLKled]
set property IOSTANDARD LVCMOS33 [get ports CLKo]
set property IOSTANDARD LVCMOS33 [get ports FSMin]
set property IOSTANDARD LVCMOS33 [get ports RESETo]
set property PACKAGE PIN W17 [get ports {Ao[3]}]
set property PACKAGE PIN W16 [get ports {Ao[2]}]
set property PACKAGE PIN V16 [get ports {Ao[1]}]
set property PACKAGE PIN V17 [get ports {Ao[0]}]
set property PACKAGE PIN R2 [get ports {Bo[3]}]
set property PACKAGE PIN T1 [get ports {Bo[2]}]
set property PACKAGE PIN U1 [get ports {Bo[1]}]
set property PACKAGE PIN W2 [get ports {Bo[0]}]
set property PACKAGE PIN U7 [get ports {OUTPUTo[6]}]
set property PACKAGE PIN V5 [get ports {OUTPUTo[5]}]
set property PACKAGE PIN U5 [get ports {OUTPUTo[4]}]
set property PACKAGE PIN V8 [get ports {OUTPUTo[3]}]
set property PACKAGE PIN U8 [get ports {OUTPUTo[2]}]
set property PACKAGE PIN W6 [get ports {OUTPUTo[1]}]
set property PACKAGE PIN W7 [get ports {OUTPUTo[0]}]
set property PACKAGE PIN E19 [get ports {StateLED[1]}]
set property PACKAGE PIN U16 [get ports {StateLED[0]}]
```

set_property PACKAGE_PIN V3 [get_ports CLKled] set_property PACKAGE_PIN W5 [get_ports CLKo] set_property PACKAGE_PIN T3 [get_ports FSMin] set_property PACKAGE_PIN V2 [get_ports RESETo]