

## Week12 Moore Machine

### Basic Setting

1. **Device Family:** MAX 10(DA/DF/DC/SA/SC)
2. **Available Devices:** 10M50DAF484C7G

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit el
10M50DAF256I7G	1.2V	49760	178	178	1677312	288
10M50DAF484C6GES	1.2V	49760	360	360	1677312	288
10M50DAF484C7G	1.2V	49760	360	360	1677312	288
10M50DAF484C8G	1.2V	49760	360	360	1677312	288
10M50DAF484C8GES	1.2V	49760	360	360	1677312	288

3. **EDA Tool Settings, Simulation:** Modelsim-Altera, Verilog HDL
4. Click 「Assignments > Pin Planner > Location」 分配 Pin
5. 到裝置管理員 · 「其他裝置 > USB-Blaster」 · 右鍵「更新驅動程式」
6. 瀏覽電腦上的驅動程式
7. 路徑 C:\intelFPGA\_lite\16.1\quartus\drivers\usb-blaster (16.1 或 18.1)
8. 到裝置管理員 · 「通用序列匯流排控制器 > Altera USB-Blaster」 · 有就代表成功
9. Click 「Tools > Programmer」
10. Click 「Hardware Setup > USB Blaster」 · 然後 Currently selected hardware 選「USB-Blaster [USB0]」
11. Click 「Add file > ~.sof > Open」 (注意是在 outputfiles 裡面)
12. Click 「Start」顯示 Success 成功

### Seven Display

- 0~15 七段顯示器對應
  - 0: 亮
  - 1: 不亮

```

1  4'd0: out = 7'b1000000;
2  4'd1: out = 7'b1111001;
3  4'd2: out = 7'b0100100;
4  4'd3: out = 7'b0110000;
5  4'd4: out = 7'b0011001;
6  4'd5: out = 7'b0010010;
7  4'd6: out = 7'b0000010;
8  4'd7: out = 7'b1111000;
9  4'd8: out = 7'b0000000;
10 4'd9: out = 7'b0010000;
11 4'd10: out = 7'b0001000;
12 4'd11: out = 7'b0000011;
13 4'd12: out = 7'b1000110;
14 4'd13: out = 7'b0100001;
15 4'd14: out = 7'b0000110;
16 4'd15: out = 7'b0001110;

```

## Request

### Lab I -- Moore machine (1/2)

- Moore machine: 輸出由當前的 state 決定

- Mealy machine: 輸出由當前的 state 和 input 訊號決定

- 完成一個 Moore machine

- 其 I/O 與 state 變化如右表
- 變動頻率為 1Hz
- Reset 為 0 時, State 初始化為 S0 (非同步)

目前狀態 (current-state)	下一個狀態 (next-state)		七段顯示器輸出 (output)
	In=0	In=1	
S0	S1	S2	0
S1	S2	S3	1
S2	S3	S4	2
S3	S4	S5	3
S4	S5	S6	4
S5	S6	S0	5
S6	S0	S1	6


目前狀態 (current-state)	下一個狀態 (next-state)		七段顯示器輸出 (output)
	In=0	In=1	
S0	S1	S2	0
S1	S2	S3	1
S2	S3	S4	2
S3	S4	S5	3
S4	S5	S6	4
S5	S6	S0	5
S6	S0	S1	6

- 請將輸出的數值顯示於七段顯示器
- 系統架構圖請參考下方
  - Input: clock(MAX10\_CLK1\_50)、reset(SW0)、In(SW1)
  - Output: out(7 bits, HEX06~HEX00)
- 請畫出 Finite State Machine 並說明其運作過程

## Logic Block

- Input: clock, reset, in ( 下面圖片少寫 in )
  - reset == 0 means 將 state 變為 s0
  - reset == 1 means state 繼續往下跑
  - in == 0, in == 1 不同 state

- Output: out



## Verilog

### frequency\_driver.v

```

1  `define TimeExpire 32'd25000000
2  module frequency_driver(clk, rst, div_clk);
3      input clk, rst;
4      output div_clk;
5      reg div_clk;
6      reg [31:0] count;
7
8      always@(posedge clk)
9      begin
10         if (!rst)
11             begin
12                 count <= 32'd0;
13                 div_clk <= 1'b0;
14             end
15         else
16             begin
17                 if (count == `TimeExpire)
18                     begin
19                         count <= 32'd0;
20                         div_clk <= ~div_clk;
21                     end
22                 else
23                     begin
24                         count <= count + 32'd1;
25                     end
26             end
27         end
28     endmodule

```

**moore\_machine.v**

```
1  module moore_machine(clock_div, reset, in, tmp);
2  input clock_div, reset, in;
3  output reg [3:0] tmp;
4
5  parameter s0 = 4'b0000;
6  parameter s1 = 4'b0001;
7  parameter s2 = 4'b0010;
8  parameter s3 = 4'b0011;
9  parameter s4 = 4'b0100;
10 parameter s5 = 4'b0101;
11 parameter s6 = 4'b0110;
12
13 reg [3:0] current_state, next_state;
14
15 always @(posedge clock_div or negedge reset)
16 begin
17     if(!reset)
18     begin
19         current_state <= s0;
20     end
21     else
22     begin
23         current_state <= next_state;
24     end
25 end
26
27 always @(*)
28 begin
29     case(current_state)
30         s0: next_state <= (~in) ? s1 : s2;
31         s1: next_state <= (~in) ? s2 : s3;
32         s2: next_state <= (~in) ? s3 : s4;
33         s3: next_state <= (~in) ? s4 : s5;
34         s4: next_state <= (~in) ? s5 : s6;
35         s5: next_state <= (~in) ? s6 : s0;
36         s6: next_state <= (~in) ? s0 : s1;
37         default: next_state <= s0;
38     endcase
39 end
40
41 always @(*)
42 begin
43     case(current_state)
44         s0: tmp = s0;
45         s1: tmp = s1;
46         s2: tmp = s2;
47         s3: tmp = s3;
48         s4: tmp = s4;
49         s5: tmp = s5;
50         s6: tmp = s6;
51         default: tmp = s0;
52     endcase
53 end
54 endmodule
55
56
```

**seven\_display.v**

```
1  module seven_display(in, out);
2
3  input [3:0] in;
4  output [6:0] out;
5  reg [6:0] out;
6
7  always @(in)
8  begin
9      case(in)
10         4'd0: out = 7'b1000000;
11         4'd1: out = 7'b1111001;
12         4'd2: out = 7'b0100100;
13         4'd3: out = 7'b0110000;
14         4'd4: out = 7'b0011001;
15         4'd5: out = 7'b0010010;
16         4'd6: out = 7'b0000010;
17         4'd7: out = 7'b1111000;
18         4'd8: out = 7'b0000000;
19         4'd9: out = 7'b0010000;
20         4'd10: out = 7'b0001000;
21         4'd11: out = 7'b0000011;
22         4'd12: out = 7'b1000110;
23         4'd13: out = 7'b0100001;
24         4'd14: out = 7'b0000110;
25         default : out = 7'b0001110;
26     endcase
27 end
28 endmodule
```

**main.v**

```
1  module main(clock, reset, in, out);
2  // module main(clock, reset, in, out, see); 看 Unsigned 用
3  input clock, reset, in;
4  output [6:0] out;
5  // output [3:0] see; 看 Unsigned 用
6
7  wire clock_div;
8  wire [3:0] tmp;
9
10 frequency_driver f1(
11     .clk(clock),
12     .rst(reset),
13     .div_clk(clock_div));
14
15 moore_machine moore1(
16     .clock_div(clock), // 非用 fpga 請直接填入 clock，用 fpga 填 clock_div
17     .reset(reset),
18     .in(in),
19     .tmp(tmp));
20
21 seven_display display1(
22     .in(tmp),
23     .out(out));
24
25 // assign see = tmp; // 看 Unsigned 用
26 endmodule
```