

# Week7 Half Adder and Full Adder

## Basic Setting


1. **Device Family:** MAX 10(DA/DF/DC/SA/SC)
2. **Available Devices:** 10M50DAF484C7G

### Quartus II Tutorial (5/19)

- Specify device settings - (DE10-Lite Device family are used). Click "Next."

MAX 10(DA/DF/DC/SA/SC)

10M50DAF484C7G



6



Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit el
10M50DAF256I7G	1.2V	49760	178	178	1677312	288
10M50DAF484C6GES	1.2V	49760	360	360	1677312	288
10M50DAF484C7G	1.2V	49760	360	360	1677312	288
10M50DAF484C8G	1.2V	49760	360	360	1677312	288
10M50DAF484C8GES	1.2V	49760	360	360	1677312	288

### 3. EDA Tool Settings, Simulation: Modelsim-Altera, Verilog HDL

## Quartus II Tutorial (6/19)

- Specify EDA Tool – (**Modelsim-Altera** is selected for simulation). Click “Finish.”



## Half Adder

### Truth Table

- Input: a, b
- Output: sum, c\_out


a	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

## Boolean Algebra

$$\text{sum} = \bar{a}b + a\bar{b} = a \oplus b$$
$$\text{carry} = a \cdot b$$

## Logic Gate

圖片中的 c\_cout = carry



## Structural Level

```
1 module main(a, b, sum, c_out);  
2   input a, b;  
3   output sum, c_out;  
4  
5   xor xor1(sum, a, b);  
6   and and1(c_out, a, b);  
7 endmodule
```

## Data Flow Level

```
1 module main(a, b, sum, c_out);  
2   input a, b;  
3   output sum, c_out;  
4  
5   assign sum = a ^ b;  
6   assign c_out = a & b;  
7 endmodule
```

## Behavior Level

```
1 module main(a, b, sum, c_out);  
2   input a, b;  
3   output reg sum, c_out; // 記住要有 reg  
4  
5   always@(*)  
6   begin  
7       {c_out, sum} = a+b;  
8   end  
9 endmodule
```

## Full Adder

---

### Truth Table

- Input: a, b, cin
- Output: sum, cout

a	b	cin	sum	cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


## Boolean Algebra

$$\text{sum} = \bar{a}\bar{b}c_{in} + \bar{a}b\bar{c}_{in} + a\bar{b}\bar{c}_{in} + abc_{in} = a \oplus b \oplus c_{in}$$

$$\text{cout} = ab + ac_{in} + bc_{in} = (a \cdot b) + (c_{in} \cdot (a \oplus b))$$

## Logic Gate

我們可以利用 2 Half Adder 合成 1 Full Adder



## Half Adder

```
1 module half_adder(a, b, sum, c_out);
2   input a, b;
3   output reg sum, c_out;
4
5   always@(*)
6   begin
7       {c_out, sum} = a + b;
8   end
9 endmodule
```

## Structural Level

```
1 module main(c_in, a, b, sum, c_out);
2   input c_in, a, b;
3   output sum, c_out;
4
5   wire w1, w2, w3;
6
7   half_adder h1(a, b, w1, w2);
8   half_adder h2(c_in, w1, sum, w3);
9   or or1(c_out, w3, w2);
10 endmodule
```

## Data Flow Level

```
1 module main(c_in, a, b, sum, c_out);
2   input c_in, a, b;
3   output sum, c_out;
4
5   wire w1, w2, w3;
6
7   half_adder h1(a, b, w1, w2);
8   half_adder h2(c_in, w1, sum, w3);
9   assign c_out = w2 | w3;
10 endmodule
```

## Behavior Level

```
1 module main(c_in, a, b, sum, c_out);  
2   input c_in, a, b;  
3   output reg sum, c_out;  
4  
5   always@(*)  
6   begin  
7       {c_out, sum}=c_in + a + b;  
8   end  
9 endmodule
```