

Week8 Adder Subtractor and Encoder

Basic Setting

1. **Device Family:** MAX 10(DA/DF/DC/SA/SC)

2. **Available Devices:** 10M50DAF484C7G

Available devices:						
Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit el
10M50DAF256I7G	1.2V	49760	178	178	1677312	288
10M50DAF484C6GES	1.2V	49760	360	360	1677312	288
10M50DAF484C7G	1.2V	49760	360	360	1677312	288
10M50DAF484C8G	1.2V	49760	360	360	1677312	288
10M50DAF484C8GES	1.2V	49760	360	360	1677312	288

3. **EDA Tool Settings, Simulation:** Modelsim-Altera, Verilog HDL

4. Click 「Assignments > Pin Planner > Location」 分配 Pin

5. 到裝置管理員，「其他裝置 > USB-Blaster」，右鍵「更新驅動程式」

6. 瀏覽電腦上的驅動程式

7. 路徑 C:\intelFPGA_lite\16.1\quartus\drivers\usb-blaster (16.1 或 18.1)

8. 到裝置管理員，「通用序列匯流排控制器 > Altera USB-Blaster」，有就代表成功

9. Click 「Tools > Programmer」

10. Click 「Hardware Setup > USB Blaster」，然後 Currently selected hardware 選「USB-Blaster [USB0]」

11. Click 「Add file > ~.sof > Open」 (注意是在 outputfiles 裡面)


12. Click 「Start」 顯示 Success 成功

Adder Subtractor

Logic Gate

- Input: a(4bits), b(4bits), select
 - select == 0 means a-b
 - select == 1 means a+b

- Output: out(4bits), overflow



Verilog Method 1

```
1 module main(a, b, select, out, overflow);
2     input[3:0] a, b;
3     input select;
4
5     output reg [3:0] out;
6     output reg overflow;
7
8     always@(*)
9     begin
10         if(select)
11             begin
12                 {overflow, out} = a+b;
13             end
14         else
15             begin
16                 {overflow, out} = a-b;
17             end
18     end
19 endmodule
```

Verilog Method 2

```

1 module main(a, b, select, out, overflow);
2   input [3:0] a, b;
3   input select;
4   output reg [3:0] out;
5   output reg overflow;
6
7   always@(*)
8   begin
9     {overflow, out} = (select) ? a+b : a-b;
10  end
11 endmodule

```

Decoder

Truth Table

- Input: in
- Output: out, valid
 - valid == 0 means 輸入的值並非 000 ~ 111
 - valid == 1 means 輸入的值是 000 ~ 111

in[2]	in[1]	in[0]	out[7]	out[6]	out[5]	out[4]	out[3]	out[2]	out[1]	out[0]
0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	1	1
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0

輸入(input)			輸出(output)								
in[2]	in[1]	in[0]	valid	out[7]	out[6]	out[5]	out[4]	out[3]	out[2]	out[1]	out[0]
0	0	0	1	0	0	0	0	0	0	0	1
0	0	1	1	0	0	0	0	0	0	1	0
0	1	0	1	0	0	0	0	0	1	0	0
0	1	1	1	0	0	0	0	1	0	0	0
1	0	0	1	0	0	0	1	0	0	0	0
1	0	1	1	0	0	1	0	0	0	0	0
1	1	0	1	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0
其餘的輸入情況			0	0	0	0	0	0	0	0	0

Logic Gate



Verilog

```
1 module main(in, out, valid);
2   input [2:0] in;
3   output reg [7:0] out;
4   output reg valid;
5
6   always @(*)
7   begin
8     case(in)
9       3'b000: out = 8'b00000001;
10      3'b001: out = 8'b00000010;
11      3'b010: out = 8'b00000100;
12      3'b011: out = 8'b00001000;
13      3'b100: out = 8'b00010000;
14      3'b101: out = 8'b00100000;
15      3'b110: out = 8'b01000000;
16      3'b111: out = 8'b10000000;
17      default: out = 8'b00000000;
18   endcase
19   valid = (out != 0) ? 1 : 0;
20 end
21 endmodule
```