

# Universal Chiplet Interconnect Express (UCIe) Sideband: A Chisel Implementation, and Utilities for Chipyard integration


Universal Chiplet Interconnect Express

Chengyi Lux Zhang, Yun-Chieh Lee


### Overview

UCIe is an open, multi-protocol capable, on-package interconnect standard. **Sideband** provides a back-channel for Link **training**, access of **registers**, link **management** packets and **parameter** exchanges with remote Link partner.


## **Overall Architecture**



# Example Usage



## **Implementations**




# Sideband LinkNode Priority Queue 128 Decouple 128 Decouple RX\_Priority Queue RX\_Link\_Deserilaizer RX\_Link\_Deserilaizer RX\_Link\_Deserilaizer RX\_Link\_Deserilaizer RX\_Link\_Deserilaizer REmote Link Remote Link

# Verification

Interface

Module	Test	Status
Unit Test	Every sub-module is unit-tested	PASS
Sideband Node	Check data from interface to layer and credit return	PASS
	Check data from layer to interface is correct	PASS
	Check not send req message when credit counter 0	PASS
	Check "completion" and "message" not get blocked	PASS
Sideband Link Node	Check data & clock output correct & stalling	PASS
	Check link node pair behavior is fully functional	PASS
Sideband Switcher	Pass matching packets to layer	PASS
	Pass through non-matching packets	PASS
	Racing sending from both node and layer	PASS
Sideband Channel	Stress Testing: Flow Control, Duplex transmit, Priority mix	PASS


## **Utility: Message Encoding**




def LINK\_MGMT\_RDI\_REQ\_ACTIVE = BitPat("b...")



sb-msg-encoding.scala



## **Utility: Message Factory**



## **Future Work**

- Integrate into Chipyard
- Implement software MMIO toggler
- Implement MMIO to node input arbiter
- SoC level deadlock testing