CS330 - Computer Organization and Assembly Language Programming

Lecture 10

-Machine Level Programming-

Professor: Mahmut Unan – UAB CS

Agenda

- Floating Point Numbers
- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move

FP Multiplication

- $(-1)^{s1} M1 2^{E1} x (-1)^{s2} M2 2^{E2}$
- Exact Result: (-1)^s M 2^E
 - Sign s: s1 ^ s2
 - Significand M: M1 x M2
 - Exponent E: E1 + E2

Fixing


- If M ≥ 2, shift M right, increment E
- If E out of range, overflow
- Round M to fit frac precision

Implementation

Biggest chore is multiplying significands

Floating Point Addition

- $(-1)^{s1} M1 2^{E1} + (-1)^{s2} M2 2^{E2}$ -Assume E1 > E2
- Exact Result: (-1)^s M 2^E
 - –Sign s, significand M:
 - Result of signed align & add
 - -Exponent E: E1



Fixing

- -If M ≥ 2, shift M right, increment E
- -if M < 1, shift M left k positions, decrement E by k
- –Overflow if E out of range
- -Round M to fit frac precision

Mathematical Properties of FP Add

- Compare to those of Abelian Group
 - Closed under addition?
 - But may generate infinity or NaN
 - Commutative? Yes
 - Associative?
 - Overflow and inexactness of rounding
 - (3.14+1e10) 1e10 = 0, 3.14 + (1e10-1e10) = 3.14
 - 0 is additive identity?

Yes

Yes

– Every element has additive inverse?

Almost

- Yes, except for infinities & NaNs
- Monotonicity

Almost

- a ≥ b \Rightarrow a+c ≥ b+c?
 - Except for infinities & NaNs

Mathematical Properties of FP Mult

Compare to Commutative Ring

– Closed under multiplication?

Yes

But may generate infinity or NaN

– Multiplication Commutative?

Yes

– Multiplication is Associative?

No

Possibility of overflow, inexactness of rounding

• Ex: (1e20*1e20)*1e-20=inf, 1e20*(1e20*1e-20)=1e20

– 1 is multiplicative identity?

Yes

– Multiplication distributes over addition?

No

Possibility of overflow, inexactness of rounding

• 1e20*(1e20-1e20)=0.0, 1e20*1e20 - 1e20*1e20 = NaN

Monotonicity

 $- a \ge b \& c \ge 0 \Rightarrow a * c \ge b * c$?

Almost

Except for infinities & NaNs

Floating Point in C

- C Guarantees Two Levels
 - -float single precision
 - **-double** double precision
- Conversions/Casting
 - Casting between int, float, and double changes bit representation
 - -double/float → int
 - Truncates fractional part
 - Like rounding toward zero
 - Not defined when out of range or NaN: Generally sets to TMin
 - $-int \rightarrow double$
 - Exact conversion, as long as int has ≤ 53 bit word size
 - $-int \rightarrow float$
 - Will round according to rounding mode

Floating Point Puzzles

- For each of the following C expressions, either:
 - Argue that it is true for all argument values
 - Explain why not true

```
int x = ...;
float f = ...;
double d = ...;
```

Assume neither **d** nor **f** is NaN

```
* x == (int)(float) x

* x == (int)(double) x

* f == (float)(double) f

* d == (double)(float) d

* f == -(-f);

* 1.0/2 == 1/2.0

* d * d >= 0.0

* (d+f)-d == f
```

Summary

- IEEE Floating Point has clear mathematical properties
- Represents numbers of form M x 2^E
- One can reason about operations independent of implementation
 - As if computed with perfect precision and then rounded
- Not the same as real arithmetic
 - Violates associativity/distributivity
 - Makes life difficult for compilers & serious numerical applications programmers

Machine Language

Intel x86 Processors

- Dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
 - In terms of speed. Less so for low power.


Intel x86 Evolution: Milestones

| Name | Date | Iransistors | MHZ |
|-----------------------------|------------------|-----------------------|-----------|
| • 8086 | 1978 | 29K | 5-10 |
| – First 16-l | bit Intel proce | ssor. Basis for IBM | PC & DOS |
| – 1MB add | dress space | | |
| • 386 | 1985 | 275K | 16-33 |
| – First 32 k | oit Intel proces | ssor , referred to as | IA32 |
| – Added " | flat addressing | g", capable of runni | ng Unix |
| • Pentium 4 | E 2004 | 125M | 2800-3800 |
| – First 64-l | bit Intel x86 pr | rocessor, referred to | as x86-64 |
| • Core 2 | 2006 | 291M | 1060-3500 |
| – First mul | ti-core Intel p | rocessor | |
| Core i7 | 2008 | 731M | 1700-3900 |
| Four core | es 16 cores | | |

Intel x86 Processors, cont.

Machine Evolution

| – 386 | 1985 | 0.3M |
|-------------------------------|------|------|
| Pentium | 1993 | 3.1M |
| – Pentium/MMX | 1997 | 4.5M |
| PentiumPro | 1995 | 6.5M |
| Pentium III | 1999 | 8.2M |
| Pentium 4 | 2001 | 42M |
| Core 2 Duo | 2006 | 291M |
| – Core i7 | 2008 | 731M |



Added Features

- Instructions to support multimedia operations
- Instructions to enable more efficient conditional operations
- Transition from 32 bits to 64 bits
- More cores

2015 State of the Art


- Core i7 Broadwell 2015

Desktop Model

- -4 cores
- Integrated graphics
- -3.3-3.8 GHz
- -65W

Server Model

- -8 cores
- Integrated I/O
- -2-2.6 GHz
- -45W



x86 Clones: Advanced Micro Devices (AMD)

- Historically
 - —AMD has followed just behind Intel
 - —A little bit slower, a lot cheaper
- Then
 - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
 - -Built Opteron: tough competitor to Pentium 4
 - -Developed x86-64, their own extension to 64 bits
- Recent Years
 - —Intel got its act together
 - Leads the world in semiconductor technology
 - –AMD has fallen behind
 - Relies on external semiconductor manufacturer

Intel's 64-Bit History

- 2001: Intel Attempts Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- 2003: AMD Steps in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- Intel Felt Obligated to Focus on IA64
 - Hard to admit mistake or that AMD is better
- 2004: Intel Announces EM64T extension to IA32
 - Extended Memory 64-bit Technology
 - Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage


- IA32
 - The traditional x86
 - For ???: RIP, Fall 2018
- x86-64
 - The standard
 - moat.cis.uab.edu
 - gcc hello.c
 - gcc -m64 hello.c
- Presentation
 - Book covers x86-64
 - So, we will cover x86-64

C, assembly, machine code

Definitions

- Architecture: (also ISA: instruction set architecture) The parts of a processor design that one needs to understand or write assembly/machine code.
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Code Forms:
 - Machine Code: The byte-level programs that a processor executes
 - Assembly Code: A text representation of machine code
- Example ISAs:
 - Intel: x86, IA32, Itanium, x86-64
 - ARM: Used in almost all mobile phones

Assembly/Machine Code View



Programmer-Visible State


- PC: Program counter
 - Indicates the address of next instruction
 - Called "%rip" (x86-64)
- Register file
 - Heavily used program data
 - 16 named locations storing 64bit values
- Condition codes
 - Store status information about most recent arithmetic or logical operation
 - Used for conditional branching

Memory

- Byte addressable array
- Code and user data
- Stack to support procedures

Turning C into Object Code

- -Code in files p1.c p2.c
- Compile with command: gcc -Og p1.c p2.c -o p
 - Use basic optimizations (-Og) [New to recent versions of GCC]
 - Put resulting binary in file p



Compiler Options

- You can compile your C program with various levels of optimization turned on (e.g., -O, -O3, -Ofast). Here are some useful/popular compiler and optimization options:
- The most basic form: gcc hello.c executes the complete compilation process and outputs an executable with name a.out
- Use option -o: gcc hello.c -o hello produces an output file with name 'hello'.
- Use option -Wall: gcc -Wall hello.c -o hello enables all the warnings in GCC.
- Use option —E: gcc —E hello.c > hello.i produces the output of preprocessing stage
- Use option –S: gcc –S hello.c > hello.S produces only the assembly code
- Use option -C: gcc -C hello.c produces only the compiled code (without linking)
- Use option -O: gcc -O hello.c sets the compiler's optimization level.

Compiling Into Assembly

C Code (sum.c)

Generated x86-64 Assembly

```
sumstore:
  pushq %rbx
  movq %rdx, %rbx
  call plus
  movq %rax, (%rbx)
  popq %rbx
  ret
```

Obtain (on shark machine) with command

```
gcc -Og -S sum.c
```

Produces file sum.s

Warning: This is the output of the textbook. We will get very different results on our machines due to different versions of gcc and different compiler settings.

Vulcan server output

```
.file
               "longplus.c"
        .text
        .globl sumstore
               sumstore, Ofunction
        .type
sumstore:
.LFB0:
        .cfi_startproc
       pushq
               %rbx
        .cfi_def_cfa_offset 16
        .cfi_offset 3, -16
               %rdx, %rbx
       movq
       call plus
       movq %rax, (%rbx)
               %rbx
       popq
        .cfi_def_cfa_offset 8
       ret
        .cfi_endproc
.LFE0:
        .size
               sumstore, .-sumstore
        .ident "GCC: (GNU) 4.8.5 20150623 (Red Hat 4.8.5-28)"
                        .note.GNU-stack,"",@progbits
        .section
```

Assembly Characteristics: Data Types

- "Integer" data of 1, 2, 4, or 8 bytes
 - Data values
 - Addresses (untyped pointers)
- Floating point data of 4, 8, or 10 bytes
- Code: Byte sequences encoding series of instructions
- No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- Perform arithmetic function on register or memory data
- Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code

Code for sumstore

```
0x0400595:
0x53
0x48
0x89
0xd3
0xe8
0xf2
0xff
0xff
0xff
0x48

Total
```

0x89

 0×03

 $0 \times 5 b$

0xc3

- Total of 14 bytes
- Each instruction1, 3, or 5 bytes
- Starts at address 0x0400595

Assembler

- Translates .s into .o
- Binary encoding of each instruction
- Nearly-complete image of executable code
- Missing linkages between code in different files

Linker

- Resolves references between files
- Combines with static run-time libraries
 - E.g., code for malloc, printf
- Some libraries are dynamically linked
 - Linking occurs when program begins execution

Machine Instruction Example

```
*dest = t;
```

```
movq %rax, (%rbx)
```

0x40059e: 48 89 03

- C Code
 - Store value t where designated by dest
- Assembly
 - Move 8-byte value to memory
 - Quad words in x86-64 parlance
 - Operands:

t: Register %rax

dest: Register %rbx

*dest: Memory M[%rbx]

- Object Code
 - 3-byte instruction
 - -Stored at address 0x40059e

Disassembling Object Code

Disassembled

Disassembler

```
objdump -d sum
```

- Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

Alternate Disassembly

Object

Disassembled

```
0 \times 0400595:
    0x53
    0 \times 48
    0x89
    0xd3
    0xe8
    0xf2
    Oxff
    Oxff
    0xff
    0 \times 48
    0x89
    0 \times 0.3
    0x5b
    0xc3
```

```
Dump of assembler code for function sumstore:
    0x0000000000400595 <+0>: push %rbx
    0x0000000000400596 <+1>: mov %rdx,%rbx
    0x0000000000400599 <+4>: callq 0x400590 <plus>
    0x000000000040059e <+9>: mov %rax,(%rbx)
    0x00000000004005a1 <+12>:pop %rbx
    0x000000000004005a2 <+13>:retq
```

- Within gdb Debugger
 gdb sum
 disassemble sumstore
 - Disassemble procedurex/14xb sumstore
 - Examine the 14 bytes starting at sumstore

What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55
30001001: 8b
                      Reverse engineering forbidden by
30001003: 6a
                     Microsoft End User License Agreement
30001005: 68
3000100a: 68
```

- Anything that can be interpreted as executable code
- Disassembler examines bytes and reconstructs assembly source

| char | Intel data type | Assembly-code suffix | Size (bytes) |
|--------|------------------|----------------------|--------------|
| short | Byte | b | 1 |
| int | Word | W | 2. |
| long | Double word | 1 | 4 |
| char * | Quad word | q | 8 |
| float | Quad word | q m | 8 |
| louble | Single precision | s | 4 |
| | Double precision | 1 | 8 |

Figure 3.1 Sizes of C data types in x86-64. With a 64-bit machine, pointers are 8 bytes

Assembly Basics:


- Registers
- Operands
- Move

x86-64 Integer Registers

| %rax | %eax | %r8 | %r8d |
|------|------|------|-------|
| %rbx | %ebx | %r9 | %r9d |
| %rcx | %ecx | %r10 | %r10d |
| %rdx | %edx | %r11 | %r11d |
| %rsi | %esi | %r12 | %r12d |
| %rdi | %edi | %r13 | %r13d |
| %rsp | %esp | %r14 | %r14d |
| %rbp | %ebp | %r15 | %r15d |

Can reference low-order 4 bytes (also low-order 1 & 2 bytes)

Some History: IA32 Registers



Origin (mostly obsolete)

accumulate

counter

data

base

source index


destination index

stack pointer base


pointer

Moving Data

- Moving Data
 movq Source, Dest:
- Operand Types
 - Immediate: Constant integer data
 - Example: \$0x400, \$-533
 - Like C constant, but prefixed with `\$'
 - Encoded with 1, 2, or 4 bytes
 - Register: One of 16 integer registers
 - Example: %rax, %r13
 - But %**rsp** reserved for special use
 - Others have special uses for particular instructions
 - Memory: 8 consecutive bytes of memory at address given by register
 - Simplest example: (%rax)
 - Various other "address modes"



movq Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C

```
movq (%rcx),%rax
```


- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp),%rdx
```

Example of Simple Addressing Modes

```
void swap
   (long *xp, long *yp)
{
   long t0 = *xp;
   long t1 = *yp;
   *xp = t1;
   *yp = t0;
}
```

```
void swap
  (long *xp, long *yp)
{
  long t0 = *xp;
  long t1 = *yp;
  *xp = t1;
  *yp = t0;
}
```




| Register | Value |
|----------|-------|
| %rdi | хр |
| %rsi | УЪ |
| %rax | t0 |
| %rdx | t1 |

Registers


| %rdi | 0x120 |
|------|-------|
| %rsi | 0x100 |
| %rax | |
| %rdx | |


Memory





swap:

```
movq (%rdi), %rax # t0 = *xp
movq (%rsi), %rdx # t1 = *yp
movq %rdx, (%rdi) # *xp = t1
movq %rax, (%rsi) # *yp = t0
ret
```









Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address
 - Aha! Pointer dereferencing in C

```
movq (%rcx),%rax
```

- Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset

```
movq 8(%rbp),%rdx
```

Complete Memory Addressing Modes

Most General Form

```
D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]
```

– D: Constant "displacement" 1, 2, or 4 bytes

Rb: Base register: Any of 16 integer registers

− Ri: Index register: Any, except for %rsp

- S: Scale: 1, 2, 4, or 8

Special Cases

(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]]

D(Rb,Ri) Mem[Reg[Rb]+Reg[Ri]+D]

(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]]