




Note: DRAM and AXI interfaces have equivalent throughput. Hence only one memory throughput slope line.