



國立臺灣大學
National Taiwan University


Programming Assignment #1: Equivalence Checking

Presenter: TA Yuan-Chan Huang

2025/09/17




Outline



Equivalence checking

- Prove that two representations of a circuit design exhibit exactly the same behavior.

Outline



Conjunctive Normal Form

- Conjunctive Normal Form (CNF)
 - Product of sums (POS)

DIMACS CNF Format

- The first line starts with **p cnf**, followed by the number of variables and the number of clauses.
- Each clause is a line of integers terminated by a 0.
 - Positive integers: variables in positive phases
 - Negative integers: variables in negative phases (negations)

- Example

```
p cnf 12 27
1 -5 0  ———→ (x1 ∨ ¬x5)
7 -5 0
5 -1 -7 0
...
```

MiniSat

- A small, yet efficient, SAT solver

- Usage


```
./MiniSat_v1.14_linux [*.dimacs] [*.output]
```

- Example

```
IRISLAB-79:~/IntroToEDA/PA1> ./MiniSat_v1.14_linux example.dimacs example.output
=====
[MINISAT]=====
| Conflicts | ORIGINAL | LEARNT | Progress | |
|           | Clauses  | Literals | Limit Clauses Literals Lit/Cl |
|=====|=====|=====|=====|
|          0 |        24 |       66 |         8         0         0   nan | 0.000 % |
|=====|=====|=====|=====|
restarts      : 1
conflicts     : 0          (0 /sec)
decisions     : 3          (3058 /sec)
propagations  : 12         (12232 /sec)
conflict literals : 0      ( nan % deleted)
Memory used   : 1.69 MB
CPU time      : 0.000981 s


SATISFIABLE
```

Outline








Miter Structure

- A miter structure is introduced to compare circuit outputs.
- Two circuits are equivalent if and only if the miter's output is always constant 0.



Tseitin transformation

- Combinational gate can be translated into CNF clauses.
- Example: NOT gate $(C \rightarrow \bar{A}) \wedge (\bar{C} \rightarrow A), (\bar{C} \vee \bar{A}) \wedge (C \vee A)$

Type	Operation	CNF sub-expression
 AND	$C = A \cdot B$	$(\bar{A} \vee \bar{B} \vee C) \wedge (A \vee \bar{C}) \wedge (B \vee \bar{C})$
 NAND	$C = \overline{A \cdot B}$	$(\bar{A} \vee \bar{B} \vee \bar{C}) \wedge (A \vee C) \wedge (B \vee C)$
 OR	$C = A + B$	$(A \vee B \vee \bar{C}) \wedge (\bar{A} \vee C) \wedge (\bar{B} \vee C)$
 NOR	$C = \overline{A + B}$	$(A \vee B \vee C) \wedge (\bar{A} \vee \bar{C}) \wedge (\bar{B} \vee \bar{C})$
 NOT	$C = \bar{A}$	$(\bar{A} \vee \bar{C}) \wedge (A \vee C)$
 XOR	$C = A \oplus B$	$(\bar{A} \vee \bar{B} \vee \bar{C}) \wedge (A \vee B \vee \bar{C}) \wedge (A \vee \bar{B} \vee C) \wedge (\bar{A} \vee B \vee C)$


TODO

- Write a program that generates the CNF for verifying the equivalence of two combinational circuits.
- The program should be invoked as:

```
./ec [*_A.bench] [*_B.bench] [*dimacs]
```

- Hint:
 - Construct a miter circuit → Tseitin transformation


Outline



Evaluation

- We will use MiniSat to check the CNF files generated by your program.
- Your program must handle circuits with thousands of gates.
- If your program takes more than 1 minute to generate CNF, the case will be considered failed, even if the result is correct.

Outline



Submission

- Compress your project directory into a zip file named : StudentID_pa1.zip
- The unzipped directory must follow the structure below:

```
<StudentID_pa1>/  
|  
|-- bin/  
|-- src/  
|-- Makefile  
|-- README.md
```

Submission

- **No Plagiarism.**
- Penalty for late submission: 20% per day.
- Deadline: October 8, 2025, 23:59.

If you have any question, ...

- Yuan-Chan Huang
 - E-mail: r14943071@ntu.edu.tw
 - Office Hours: Wed. 12:30~13:20 @ BL-407

Thank You!

