A simple 8-bit microprocessor

A project by,

Aravind Kumar S(2013105004), Ashvath Nirmal(2013105005), Bharath A(201315006), Gautham C K(2013105507)

In fulfillment of VLSI design laboratory, Submitted on, 1.4.2016.

Synopsis:

- 1. Introduction
- 2. Block diagram
- 3. Instruction Set Architecture
 - 4. Working
 - 5. Conclusion


Introduction:

Our project is a small 8-bit microprocessor designed in VHDL.It contains relatively the main components what the early microprocessors had such as the ALU, program counter, instruction decoder, register bank, counter and instruction memory.

Our processor is an 8 bit processor and hence all the registers are 8bits wide and the size of the instruction is 8bits. The processor is capable of performing 4 operations such as,


- 1. Addition
- 2.Subtraction
- 3.Logical OR
- 4.Load Immediate

Block Diagram:



Instruction Set Architecture:

Each instruction is 8bit wide. The 8bits are explained below for the 4 instructions. The three arithmetic operations share the same instruction set, as they are common and is as below.



For addition, subtraction and OR:

- 1. The 0th and 1st bits are used to select the first operand's register in the register bank.
- 2. The 2nd and 3rd bits are used to select the second operand's register in the register bank.
- 3. The 4th and 5th bits are used to select the register where the result of the operation will be stored.
- 4. The 6th and 7th bits is used to denote what ALU operation to perform, 00=Addition, 01=Subtraction, 10=OR,11=Load Immediate(Discussed next).

For Load Immediate:

1. The last four bits(0,1,2,3) are the 4 bit values to be stored in the register.

*Note: As the register size is 8 and the instruction size is also 8, we use two load immediate operations and to store the last four bits and first four bits in the register selected. The value in the IS is OR-ed with the data in the register after the first load immediate operation.

- 2. The 5th bit denotes what register to load the immediate value to, here we have used only R0/R1. Choose 0 for R0 and 1 for R1.
- 3. The 6th bit denotes whether the last 4bits should be loaded as last/first four bits into the register specified by the bit 5.
- 4. The last two bits are the op code for load immediate and is "11".

Working:

- 1. Initially the instruction is loaded from the instruction memory.
- 2. The fetched instruction is fed into the instruction decoder and it slices the bits and gives it to ALU, when the opcode is not 11(Load Immediate) and the register bank to select the registers.
- 3. The selected register values are pushed out of the registers in the bank to the ALU.
- 4. The ALU as per the op code does the operation on the two operands and sends the result 8bit value again to the register bank.
- 5. In register bank there are 4 registers and hence 2bits are used to select the register from the bank and hence each operand having two bits for the register is sliced from the instruction decoder and sent to the bank to select.
- 6. The ALU also sends the 2bit selector bits to select the register for storing the resultant value.
- 7. Finally after one instruction has been performed, the next instruction is fetched from the instruction memory and the same process is repeated.

- 8. The MUX is used because, at the same time both the ALU and instruction decoder drives the data lines and write enable lines of the register bank at the same time, and hence a mux is used with a selection line from the instruction decoder(1 if opcode is "11" and 0 if opcode is any of the other three).
- 9. 8bit MUX is used for data lines selection in case of conflict and 1bit MUX is used for the write enable line.
- 10. As the codes execute in parallel the clock for the instruction fetch from the memory is divided by the amount of 4, i.e the instruction is fetched only for 4 main clock pulses, within which the operation of one instruction will be performed.
- 11. In short 1Machin Cycle=4 T states.

Conclusion:

Thus the simple microprocessor is implemented using the VHDL on modelsim.

We are planning to take it further by having an compiler, assembler and our own programming language in the future versions.

Thankyou.

Appendix:

1. Register bank:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity regf is
 port(
     i clk,i en,i we,ird f: in std logic;
     ira en,irb en,ird en: in std logic vector(1 downto 0);
     ora_d,orb_d: out std_logic_vector(7 downto 0);
     ird d: in std logic vector(7 downto 0)
   );
end entity;
architecture behav of regf is
type store t is array (0 to 3) of std logic vector(7 downto 0);
signal regs: store t := (others => X"00");
begin
 process(i clk)
  begin
   if(rising edge(i clk) and i en='1') then
     if(ira en/="UU") then
      ora d<=regs(to integer(unsigned(ira en)));
     end if;
     if(irb en/="UU") then
      orb_d<=regs(to_integer(unsigned(irb_en)));</pre>
     end if;
     if(i we='1') then
      if(ird f='1' and ird en/="UU") then
       regs(to integer(unsigned(ird en)))<=ird d;
      elsif(ird f='0' and ird en/="UU") then
```

```
regs(to_integer(unsigned(ird_en)))<=regs(to_integer(unsigned(ird_en))) or ird_d;
end if;
end if;
end process;
end behav;</pre>
```

2. Instruction decoder:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity insdec is
 port(
    i clk: in STD LOGIC;
    i inst: in STD LOGIC VECTOR (7 downto 0);
    i en:in STD LOGIC;
    ora en: out STD LOGIC VECTOR (1 downto 0);
    orb_en: out STD_LOGIC_VECTOR (1 downto 0);
    ord en: out STD LOGIC VECTOR (1 downto 0);
    ord d: out STD LOGIC VECTOR (7 downto 0);
    ord f: out STD LOGIC;
    o we: out STD LOGIC;
    o mux : out bit;
    aluo: out STD LOGIC VECTOR (1 downto 0)
   );
end entity;
architecture behav of insdec is
signal rd d: std logic vector(7 downto 0):=X"00";
begin
 process(i clk)
  begin
   if (rising edge(i clk) and i en='1') then
    if ((i inst(7 downto 6)) /= B"11") then
     ora en<=i inst(1 downto 0);
     orb en<=i inst(3 downto 2);
```

```
ord en<=i inst(5 downto 4);
    aluo<=i inst(7 downto 6);
    o we<='0';
    ord f<='0';
   else
    aluo<=i inst(7 downto 6);
    o we<='1';
    ord f<='0';
    if(i inst(4)='0') then
      ord en<="00";
    else
      ord_en<="01";
    end if;
    if(i inst(5)='0') then
      ord d(3 downto 0)<=i inst(3 downto 0);
      ord_d(7 downto 4)<=B"0000";
    else
      ord d(7 downto 4)<=i inst(3 downto 0);
      ord d(3 downto 0)<=B"0000";
    end if;
   end if;
   if((i inst(7 downto 6)) = B"11") then
    o mux<='1';
   else
    o mux<='0';
   end if;
  end if;
 end process;
end behav;
```

3. ALU:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity alu is
```

```
port(i clk,i en : in std logic;
    ira d,irb d:in std logic vector(7 downto 0);
    aluo: in std logic vector(1 downto 0);
    ord d: out std logic vector(7 downto 0);
    ord f,o we : out std logic
    );
end entity;
architecture behav of alu is
 begin
  process(i clk)
    begin
     if(rising edge(i clk) and i en='1') then
      case aluo is
       when "00" => ord d <= std logic vector(unsigned(ira d) +
unsigned(irb d));ord f <= '1';
       when "01" => ord d <= std logic vector(unsigned(ira d) -
unsigned(irb d));ord f <= '1';
       when "10" \Rightarrow ord d \Leftarrow ira d or irb d;ord f \Leftarrow '1';
       when others => report "Error";
      end case;
      o we <= '1';
     end if;
  end process;
end architecture;
```

4. Instruction Memory:

```
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
entity memory is
 port(ip: in std logic vector(2 downto 0);
   op : out std logic vector(7 downto 0)
   );
end entity;
architecture behav of memory is
 type reg is array (0 to 7) of std logic vector(7 downto 0);
 signal regs : reg :=
11101111");
 begin
  process(ip)
   begin
    op <= regs(to integer(unsigned(ip)));
  end process;
end behav;
```

5. Counter:

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
```

```
entity counter is
 port(clk: in std_logic;
    op : inout std_logic_vector(2 downto 0)
    );
end entity;
architecture behav of counter is
 signal t : std_logic_vector(2 downto 0) := "001";
 signal outclk : std logic:='0';
 signal count : integer:=0;
 begin
  process(clk)
    begin
     if(rising_edge(clk)) then
      if(count=2) then
       outclk<=not(outclk);
       count<=0;
      else
       count<=count+1;
      end if;
     end if;
   end process;
  process(outclk)
   begin
     if(rising_edge(outclk)) then
      op <= std_logic_vector(to_unsigned(to_integer(unsigned(op))+1,3));</pre>
     end if;
  end process;
end behav;
```

6. Program Counter:

```
library ieee;
use ieee.std logic 1164.all;
entity pc is
 port(clk,en: in std logic);
end entity;
architecture behav of pc is
 component counter is
 port(clk: in std logic;
    op: inout std logic vector(2 downto 0)
    );
 end component;
 component memory is
 port(ip : in std logic vector(2 downto 0);
    op : out std logic vector(7 downto 0)
    );
 end component;
 component integ is
 port(
     clk: in std logic;
     en: in std logic;
     inst: in std logic vector(7 downto 0)
    );
 end component;
```

```
signal instruction : std_logic_vector(7 downto 0);
signal t : std_logic_vector(2 downto 0);
begin

g1 : counter port map(clk,t);
g2 : memory port map(t,instruction);
g3 : integ port map(clk,en,instruction);
end behav;
```

7. Integrated Module:

```
library ieee;
use ieee.std logic 1164.all;
entity integ is
 port(
    clk: in std logic;
    en: in std logic;
    inst: in std logic vector(7 downto 0)
   );
end entity;
architecture behav of integ is
component insdec is
 port(
    i clk: in STD LOGIC;
    i inst: in STD LOGIC VECTOR (7 downto 0);
    i en:in STD LOGIC;
    ora en: out STD LOGIC VECTOR (1 downto 0);
    orb en: out STD LOGIC VECTOR (1 downto 0);
    ord en: out STD LOGIC VECTOR (1 downto 0);
```

```
ord_d: out STD_LOGIC_VECTOR (7 downto 0);
    ord f: out STD LOGIC;
    o we: out STD LOGIC;
    o mux: out BIT;
    aluo: out STD_LOGIC_VECTOR (1 downto 0)
   );
end component;
component regf is
 port(
    i clk,i en,i we,ird f: in std logic;
    ira en,irb en,ird en: in std logic vector(1 downto 0);
    ora d,orb d: out std logic vector(7 downto 0);
    ird d: in std logic vector(7 downto 0)
   );
end component;
component alu is
 port(i clk,i en : in std logic;
    ira d,irb d:in std logic vector(7 downto 0);
    aluo: in std logic vector(1 downto 0);
    ord d: out std logic vector(7 downto 0);
    ord f,o we : out std logic
    );
end component;
component mux is
port(
                   i0,i1: in std logic;
                   s: in bit;
                   op: out std logic
                   );
end component;
component mux8 is
port(
```

```
i0,i1: in std logic vector(7 downto 0);
                    s: in bit;
                    op: out std logic vector(7 downto 0)
                    );
end component;
signal alus, sra en, srb en, srd en : std logic vector(1 downto 0);
signal s we ins, srd f ins, s we alu, srd f alu, s we, srd f: std logic;
signal s mux : bit;
signal srd d ins,sra d,srb d,srd d alu,srd d: std logic vector(7 downto 0);
begin
 ins: insdec port map(i clk=>clk,
              i en=>en,
              i inst=>inst,
              o we=>s we ins,
              ora en=>sra en,
              orb en=>srb en,
              ord en=>srd en,
              ord d=>srd d ins,
              ord f=>srd f ins,
              aluo=>alus,
              o mux=>s mux);
 reg: regf port map(
             i clk=>clk,
             i en=>en,
             ira en=>sra en,
             irb en=>srb en,
             ird en=>srd en,
             ora d=>sra d,
             orb d=>srb d,
             i we=>s we,
             ird f=>srd f,
             ird d=>srd d);
 aluu: alu port map(
             ira d=>sra d,
             irb d=>srb d,
             i clk=>clk,
             i en=>en,
             ord d=>srd d alu,
```

```
ord_f=>srd_f_alu,
            o_we=>s_we_alu,
            aluo=>alus);
 mux_rdd: mux8 port map(
              i0=>srd_d_alu,
              i1=>srd_d_ins,
              s=>s_mux,
              op=>srd_d);
 mux rdf: mux port map(
              i0=>srd f alu,
              i1=>srd_f_ins,
              s=>s_mux,
              op=>srd f);
 mux_we: mux port map(
              i0=>s_we_alu,
              i1=>s_we_ins,
              s=>s mux,
              op=>s we);
end behav;
```

8. 1bit MUX:

```
process(s,i0,i1)
begin
    if(s='0') then op<=i0;
    else op<=i1;
    end if;
end process;
end Behavioral;</pre>
```

9. 8bit MUX:

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity mux8 is
port(
                    i0,i1: in std logic vector(7 downto 0);
                    s: in bit;
                    op: out std_logic_vector(7 downto 0)
                    );
end mux8;
architecture Behavioral of mux8 is
begin
process(s,i0,i1)
begin
      if(s='0') then op<=i0;
      else op<=i1;
      end if;
end process;
end Behavioral;
```