logić SN5480 . . . J PACKAGE SN7480 . . . J OR N PACKAGE

SN5480 . . . W PACKAGE

FUNCTION TABLE (See Notes 1, 2, and 3)

IN	IPU1	ΓS	OUTPUTS				
Cn	В	A	\overline{c}_{n+1}	Σ	Σ		
L	L	L	Н	Н	L		
L	L	H	н	L	н		
L	н	L	н	L	н		
L	н	н	L	н	L		
н	Ł	L	н	L	Н		
н	L	н	L	н	L		
н	н	L	L	н	L		
н	н	Н	L	L	Н		

H = high level, L = low level

 $\begin{array}{c|cccc} & & & & & & & & & & & & \\ \hline & B \bigstar & 1 & & & & & & & \\ B \bigstar & 1 & & & & & & & \\ \hline & B \bigstar & 1 & & & & & & \\ \hline & 13 & B2 & & & & & \\ C_n & 13 & 12 & B1 & & & \\ \hline \hline C_{n+1} & 14 & & & 11 & Ac & \\ & \Sigma & 5 & & 100 & A \bigstar & \\ \hline \Sigma & 16 & & 91 & A2 & \\ \hline & GND & 7 & & 81 & A1 & \\ \hline \end{array}$

(10	DE ATÉM!
AC 🗐	U14□ A*
B1	13 A2
B2 □3	12 A1
Vcc □4	11 GND
B∗⊑s	10∏ Σ
ВС Д6	9 🗖 Σ
C _n □ 7	8 C _{n+1}

- NOTES: 1. $A = \overline{A}_C + \overline{A}* + A1*A2$, $B = \overline{B}_C + \overline{B}* + B1*B2$. 2. When A* is used as an input, A1 or A2 must be low. When B* is used as an input, B1 or B2 must be low.
 - 3. When A1 and A2 or B1 and B2 are used as inputs, A* or B*, respectively, must be open or used to perform dot-AND logic.

description

These single-bit, high-speed, binary full adders with gated complementary inputs, complementary sum $(\Sigma$ and $\overline{\Sigma})$ outputs and inverted carry output are designed for medium-and high-speed, multiple-bit, parallel-add/serial-carry application. These circuits (see schematic) utilize diode-transistor logic (DTL) for the gated inputs, and high-speed, high-fan-out transistor-transistor logic (TTL) for the sum and carry outputs and are entirely compatible with the TTL logic families. The implementation of a single-inversion, high-speed, Darlington-connected serial-carry circuit minimizes the necessity for extensive "lookahead" and carry-cascading circuits.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 4)	
Input voltage (see Note 5)	
Operating free-air temperature range: SN5480 Circuits	5
SN7480 Circuits	s
Storage temperature range	0 0 -

- NOTES: 4. Voltage values are with respect to network ground terminal.
 - 5. Input signals must be zero or positive with respect to network ground terminal.

recommended operating conditions

		SN5480			SN7480			UNIT	
		MIN	NOM	MAX	MIN	NOM	MAX	CIVIT	
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧	
	Σ or $\overline{\Sigma}$			-400			-400	μΑ	
High-level output current, IOH	¯c _{n+1}			200			-200		
	A* or B*			-120			-120		
	Σ or $\overline{\Sigma}$			16			16		
Low-level output current, IOI	Ō _{n+1}			8			8	mA	
	A* or B*			4.8			4.8	ļ	
Operating free-air temperature, T _A		55		125	0		70	°c	

PRODUCTION DATA

This document contains information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†		SN5480			SN7480			UNIT	
				MIN	TYP‡	MAX	MIN TYP! N		MAX	UNIT	
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	٧
Vон	High-level output voltage	Σ or Σ \overline{C}_{n+1} A* or B*	$V_{CC} = MIN,$ $V_{IH} = 2V,$ $V_{IL} = 0.8V$	$I_{OH} = -400 \mu A$ $I_{OH} = -200 \mu A$ $I_{OH} = -120 \mu A$	2.4	3.5		2.4	3.5		٧
VOL	Low-level output voltage	Σ or $\overline{\Sigma}$ \overline{C}_{n+1} A* or B*	$V_{CC} = MIN,$ $V_{IH} = 2V,$ $V_{IL} = 0.8V$	I _{OL} = 16 mA I _{OL} = 8 mA I _{OL} = 4.8 mA		0.22	0.4		0.22	0.4	v
11	Input current at maximus	m input voltage	V _{CC} = MAX, V _I = 5.5 V				1			1	mA
1	High-level	A ₁ , A ₂ , B ₁ , B ₂ , A _C , or B _C	V _{CC} = MAX,	V ₁ = 2.4 V			15			200	μА
чн	input current	A* or B*				-1.1	200		-1.1		
ИL	Low-level input current	A1, A2, B1, B2, A _C , or B _C	1	, V _I = 0.4 V			-1.6			-1.6	mA
		A* or B*	1	.,			2.6 8	<u> </u>		-2.6 -8	
los	Short-circuit output-current	Σ or Σ C _{n+1} A* or B*	V _{CC} = MAX		-20 -20 -0.9		-57 -70	-18 -0.9		57 70 2.9	mA
¹cc	Supply current	1 7- 01 8-	V _{CC} = MAX,	See Note 6	1	21	31	1	21	35	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type. ‡All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$. § Not more than one output should be shorted at a time.

NOTE 6: I_{CC} is measured with all inputs and outputs open.

switching characteristics, VCC = 5 V, $T_A = 25^{\circ}C$

PARAMETER¶	ARAMETER FROM TO TEST CONDITIONS		MIN	TYP	мах	UNIT		
^t PLH		Ū _{n+1}				13	17	
tPHL .	C _n	Cn+1	$C_{L} = 15 pF$, $R_{L} = 780 \Omega$,		8	12	ns	
tPLH .		<u>C</u> n+1	See Note 7		18	25	ns	
tPHL	вс	C _{n+1}			38	55		
tPLH					52	70		
tPHL	Ac	Σ	C _L = 15 pF, R _L = 400 Ω, See Note 7 C _L = 15 pF, See Note 7		62	80		
tPLH		$\overline{\Sigma}$		See Note 7	38	55] ""	
†PHL	BC	2			56	75	<u> </u>	
t _{PLH}					48	65		
tPHL .	A1	A*			17	25	ns	
^t PLH		B*			48	65	115	
†PHL	B1	ь*			17	25		


 $\P_{t_{PLH}} \equiv \rho ropagation delay time, low-to-high-level output$ $t_{\mbox{\footnotesize{PHL}}} \equiv \mbox{\footnotesize{propagation delay time, high-to-low-level output}}$

NOTE 7: The load for testing outputs A* and B* consists only of capacitance CL to ground. See General Information Section for load circuits and voltage waveforms.

TTL DEVICES

(DUAL-IN-LINE) [FLAT PACKAGE] A1 (8) | 12 | (9) | 13 | (6) | 10 | \(\frac{1}{2}\) \(\frac{10}{2}\) | 13 | (10) | 14 | (6) | 10 | \(\frac{1}{2}\) \(\frac{10}{2}\) | 13 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) | 3 | (13) |

schematic



Resistor values shown are nominal and in ohms.

Pin numbers shown in 1) are for the N or J package and pin numbers shown in 1) are for the W package.

