## SN5496, SN54LS96, SN7496, SN74LS96 5-BIT SHIFT REGISTERS

SDLS946 - MARCH 1974 - REVISED MARCH 1988

SN5496, SN54LS96 . . . J OR W PACKAGE SN7496 . . . N PACKAGE

SN74LS96 . . . D OR N PACKAGE (TOP VIEW)

U16∏CLR

15 QA

14 🗌 QB

13 🛮 QC

11 🛮 🗓 🗓

10 QE

9 SER

12 GND

CLK []1

A [ 2

B **□** 3

C **□**4

D | 6 E | 7

VCC ☐5

PRE 8

- N-Bit Serial-To-Parallel Converter
- N-Bit Parallel-To-Serial Converter
- N-Bit Storage Register

TYPICAL

TYPE PROPAGATION TYPICAL

DELAY TIME POWER DISSIPATION

96 25 ns 240 mW

'LS96 25 ns 60 mW

#### description

These shift registers consist of five R-S master-slave flip-flops connected to perform parallel-to-serial or serial-to-parallel conversion of binary data. Since both inputs and outputs for all flip-flops are accessible, parallel-in/parallel-out or serial-in/serial-out operation may be performed.

All flip-flops are simultaneously set to a low output level by applying a low-level voltage to the clear input while the preset is inactive (low). Clearing is independent of the level of the clock input.

The register may be parallel loaded by using the clear input in conjunction with the preset inputs. After clearing all stages to low output levels, data to be loaded is applied to the individual preset inputs (A, B, C, D, and E) and a high-level load pulse is applied to the preset enable input. Presetting like clearing is independent of the level of the clock input.

Transfer of information to the outputs occurs on the positive-going edge of the clock pulse. The proper information must be set up at the R-S inputs of each flip-flop prior to the rising edge of the clock input waveform. The serial input provides this information to the first flip-flop, while the outputs of the subsequent flip-flops provide information for the remaining R-S inputs. The clear input must be high and the preset or preset enable inputs must be low when clocking occurs.

#### **FUNCTION TABLE**


	INPUTS									O	JTPU'	TS	
A1 A A A	PRESET	RESET			ET						_		
CLEAR	ENABLE	A	В	C	۵	E	CLOCK	SERIAL	QA.	αB	ФC	αD	ΦĐ
L	L	х	Х	х	X	Х	х	х	L	L	L	L	L
L	×	L	L	L	L	Ł	×	x	L	L	L	L	L
н	н	н	н	Н	н	н	×	х	н	н	н	н	н
н	н	L	L	L	L	Ĺ	L	×	QAO	QBO	Q <sub>CO</sub>	apo	QEO
н	н	н	L	Н	L	Н	L	х	н	080	н	QDO	н
н	L	х	X	X	X	X	L	х	Q <sub>AQ</sub>	Q <sub>BO</sub>	Q <sub>C0</sub>	QDO	QEO
н	L	х	Х	X	X	х	t	н	н	QAn	QBn	$\alpha_{Cn}$	QDn
н	L	x	х	х	х	х	1	اد	L	QAn	Q <sub>B</sub>	Q <sub>C</sub>	Qna

H = high level (steady state), L = low level (steady state)


X = irrelevant (any input, including transistion)

t = transistion from low to high level

#### logic symbol<sup>†</sup>



<sup>1</sup>This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.







 $Q_{AQ}$ ,  $Q_{BQ}$ , etc. = the level of  $Q_A$ ,  $Q_B$ , etc, respectively before the indicated steady-state input conditions were established.

 $Q_{An}$ ,  $Q_{Bn}$ , etc. = the level of  $Q_A$ ,  $Q_B$ , etc, respectively before the most recent f transistion of the clock.


typical clear, shift, preset, and shift sequences





#### logic diagram (positive logic)




## schematics of inputs and outputs









# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage (see Note 2): '96	5.5 V
LS96	
Operating free-air temperature: SN54'	
SN74'	0°C to 70°C
Storage temperature range	-65°C to 150°C

NOTES: 1. Voltage values are with respect to network ground terminal.

2. Input voltage must be zero or positive with respect to network ground terminal.

## recommended operating conditions

		SN5496			SN7496		
	MIN	MIN NOM MAX MIN NOM MA	MAX	UNIT			
Supply voltage, VCC	4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH			-400			-400	μА
Low-level output current, IOL			16			16	mA
Clock frequency, fclock	0		10	0		10	MHz
Width of clock input pulse, tw(clock)	35			35			ns
Width of preset and clear input pulse, tw	30			30			ns
Serial input setup time, t <sub>SU</sub> (see Figure 1)	30			30			ns
Serial input hold time, th (see Figure 1)	0			0			ns
Operating free-air temperature, TA	-55		125	0		70	°c

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	NDITIONS†		SN5496 SN7496			UNIT			
	ranameten		1631.00	MUITIONS.	MIN	TYP	MAX	MIN	TYP‡	0.8 0.4 1 40 200 -1.6	UNIT
VIH	High-level input voltage				2			2			V
VIL	Low-level input voltage						0.8			0.8	V
Voн	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2 V, I <sub>OH</sub> = -400 μA	2.4	3.4		2.4	3.4		٧
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>1H</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	٧
11	Input current at maximum	input voltage	VCC = MAX,	V <sub>1</sub> = 5.5 V	· .		1			1	mA
Чн	High-level input current	any input except preset enable	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			40			40	μΑ
		preset enable					200			0.8 0.4 1 40 200 -1.6	[
IIL.	Low-level input current	any input except preset enable	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 0.4 V	√ <sub>1</sub> = 0.4 V				-1.6	mA	
		preset enable					-8			8	L
los	Short-circuit output currer	nt Š	V <sub>CC</sub> = MAX		-20		-57	-18		-57	mA
1 <sub>CC</sub>	Supply current		VCC = MAX,	See Note 3		48	68		48	79	mA

<sup>†</sup>For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tplH Propagation delay time, low-to-high-level output from clock	C 15 - 5		25	40	ns
tpHL Propagation delay time, high-to-low-level output from clock	CL = 15 pF, RL = 400 Ω,		25	40	ns
tplH Propagation delay time, low-to-high-level output from preset or preset enable	See Figure 1		28	35	ns
tpul Propagation delay time, high-to-low-level output from clear	3 See Figure 1			55	กร

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C. §Not more than one output should be shorted at a time.

NOTE 3: I<sub>CC</sub> is measured with the clear input grounded and all other inputs and outputs open.

## recommended operating conditions

		SN54LS96			SN74LS96			
	MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Supply voltage, V <sub>CC</sub>	4.5	5	5.5	4.75	5	5.25	٧	
High-level output current, IOH			-400			-400	μА	
Low-level output current, IOL			4			8	mA	
Clock frequency, f <sub>clock</sub>	0		25	0		25	MHz	
Width of clock input pulse, tw(clock)	20			20			ns	
Width of preset and clear input pulse, t <sub>W</sub>	30			30			ns	
Serial input setup time, t <sub>setup</sub> (see Figure 1)	30			30			ns	
Serial input hold time, thold (see Figure 1)	0			0			ns	
Operating free-air temperature, TA	-55		125	0		70	°C	

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			7.5	ST CONDITIONS	nt .	s	SN54LS96 SN			N74LS9		
	PAHAMEII	: N	153	SI CONDITION:	<b>S'</b>	MIN	TYP	MAX	MIN	TYP‡	MAX	UNIT
VIH	High-level input volt	age				2			2			V
VIL	Low-level input volt	age						0.7			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	l <sub>I</sub> = -18 mA				-1.5			-1.5	V
VOH High-level output voltage			V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400 μ/	4	2.5	3.5		2.7	3.5		v
Va. I ambush a true valence		Itano	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	IQL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	OL Low-level output voltage		VIL = VIL max		IOL = 8 mA			0.35	0.35	0.5		
l <sub>l</sub>	Input current at maximum	Preset enable	V <sub>CC</sub> = MAX,	V1 = 7 V				0.5			0.5	mA
''	input voltage	All others						0.1			0.1	
Luci	High-level	Preset enable	V <sub>CC</sub> = MAX,	V. = 27 V				100			100	μА
'IH	input current	All others		7, 5				20			20	
1	Low-level	Preset enable	V <sub>CC</sub> = MAX,	V. = 0.4.V				-2			-2	mA
HL	Input current All others		V   - 0,4 V				-0.4			-0.4		
IOS Short-circuit output current §		V <sub>CC</sub> = MAX			-20		-100	20		-100	mA	
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 3			12	20		12	20	mA

For conditions shown at MIN or MAX, use the appropriate value specified under recommended operating conditions. All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 \text{ C}$ 


# switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tp_H Propagation delay time, low-to-high-level output from clock	C - 15 - 5		25	40	ns
tpHL Propagation delay time, high-to-low-level output from clock	C <sub>L</sub> = 15 pF,		25	40	ns
tPLH Propagation delay time, low-to-high-level output from preset or preset enable	PL = 2 kΩ, See Figure 1		28	35	ns
tPHL Propagation delay time, high-to-low-level output from clear	Sec rigure 1			55	ns


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 3: ICC is measured with the clear input grounded and all other inputs and outputs open.

## PARAMETER MEASUREMENT INFORMATION



#### LOAD CIRCUIT



#### **VOLTAGE WAVEFORMS**

NOTES: A. Input pulses are supplied by pulse generators having the following characteristics: duty cycle  $\leq$  50%,  $Z_{out} \approx$  50  $\Omega$ ; for '96,  $t_r \leq$  10 ns,  $t_f \leq$  10 ns, and for 'LS96  $t_r =$  15 ns,  $t_f =$  6 ns.

- B. C<sub>L</sub> includes probe and jig capacitance.
- C. All diodes are 1N3064 or equivalent.
- D. Preset may be tested by applying a high-level voltage to the individual preset inputs and pulsing the preset enable or by applying a high-level voltage to the preset enable and pulsing the individual preset inputs.
- E. QA output is illustrated. Relationship of serial input to other Q outputs is illustrated in the typical shift sequence.
- F. Outputs are set to the high level prior to the measurement of tpHt from the clear input.
- G. For '96,  $V_{ref} = 1.5 \text{ V}$ ; for 'LS96  $V_{ref} = 1.3 \text{ V}$ .

FIGURE 1-SWITCHING TIMES

