U.S.N.

BMS College of Engineering, Bangalore-560019

(Autonomous Institute, Affiliated to VTU, Belgaum)

July / August 2017 Supplementary Semester Examinations

Course: Elements of Electronics Engineering Duration: 3 hrs Course Code: 14EC1ICEEE/14EC2ICEEE Max Marks: 100

the circuit given $\beta=100$, for a silicon transistor. [Refer Fig. 1(c)]

Date: 28.07.2017

8

6


6

Instructions:

2

UNIT 1

1 a Explain the working of n-p-n transistor with a neat diagram. 6 b Calculate the values of I_C , I_E , β_{dc} for a transistor with $\alpha_{dc} = 0.98$ and $I_B = 120 \mu A$ 4 c Explain the working of voltage divider biasing circuit and Calculate V_{CE} and I_C for 10



OR a Compare (i) FET and BJT (ii). NMOS and PMOS

b With neat sketch, Explain the construction of p-channel FET.

c Draw the circuit diagram to obtain the drain characteristics for n-channel JFET. Explain the characteristics.


UNIT 2

3 a Mention the advantages of Negative Feedback 5 5 Compare C_B, C_E, C_C Circuits. Explain classification of amplifiers 10 OR 4 a Explain different types of feedback topologies. 10 Explain re model of voltage divider bias configuration with necessary equations 10 **UNIT 3** 5 Explain Colpitt's oscillator with a neat circuit. Given C₁=C₂=C and L=100μH, 10 Frequency of oscillation is 500 kHz. Determine value of C.

List the characteristics of ideal OPAMP. Calculate the output voltage of the circuit

given below

7



10

Fig. 5(b)

UNIT 4

a Convert the following: (i). (ABCD)₁₆ = (?)₂ = (?)₈ = (?)₁₀

(ii). (725.25)₈ = (?)₂ = (?)₁₀

b Implement EX-OR gate using only NAND gates.

c Design full adder and Implement using two half adder and one OR gate.

8

UNIT 5

a Explain the block Diagram of a Digital Communication System.
 b Summarise the advantages and disadvantages of LED and LCD
 10
