Pipelined ARM Processor

Computer Architecture (CIE 439)

Ibrahim Hamada Ibrahim – 201800739 Sohaila Islam Zaki – 201800998 Kareem farahat – 2018001904

System verilog modules used:

- ALU.sv
- ARM.sv
- CondCheck.sv
- Controller.sv
- DataPath.sv
- Dmem.sv
- Eqcmp.sv
- Flopenr.sv
- Extend.sv

- Flopenrc.sv
- Floprc.sv
- Hazard.sv
- Imem.sv
- Regfile.sv
- Testbench.sv
- Top.sv
- Mux2.sv
- Mux3.sv

```
ADDR
         PROGRAM
                          ; COMMENTS
                                           HEX CODE
00
     MAIN SUB R0, R15, R15
                            ; R0 = 0
                                         E04F000F
04
       ADD R2, R0, #5
                        ; R2 = 5
                                    E2802005
80
                        ; R3 = 12
       ADD R3, R0, #12
                                      E280300C
0C
       SUB R7, R3, #9
                        ; R7 = 3
                                    E2437009
10
       ORR R4, R7, R2
                        ; R4 = 3 OR 5 = 7
                                        E1874002
14
       AND R5, R3, R4
                        ; R5 = 12 AND 7 = 4
                                          E0035004
```

```
18
       ADD R5, R5, R4
                         ; R5 = 4 + 7 = 11
                                          E0855004
1C
       SUBS R8, R7, R2
                          ; R8=3-5=-2,set Flags E0578002
20
       ADDLT R7, R5, #1
                          ; R7 = 11 + 1 = 12
                                            B2857001
       SUB R7, R7, R2
                        ; R7 = 12 - 5 = 7
                                        E0477002
24
28
       STR R7, [R3, #84]
                         ; mem[12+84] = 7
                                            E5837054
2C
       LDR R2, [R0, #96]
                          ; R2 = mem[96] = 7
                                            E5902060
30
       ADD R12, R2, #114 ; R12 = 114 + 7 = 121 E282C072
```

```
34 BIC R3, R12, R7 ; R3 = 121 & ~7 = 120 E1CC3007
```


38 EOR R5, R3, R12 ; R5 = 120 ^ 121 = 1 E023500C

PCWRITE:

3C	ADD R15, R15, #0	E28FF000
40	ADD R4 , R0, R0	E2898005
44	ADD R5 , R0, R0	E0805000
48	ADD R12 , R4, R5	E084C005


```
4C
       B END
                      ; always taken
                                      EA000001
50
       ADD R2, R0, #13
                          ; shouldn't happen
                                             E280200D
54
       ADD R2, R0, #10
                          ; shouldn't happen
                                             E280200A
      END STR R2, [R0, #100]
                             ; mem[100] = 7
58
                                               E5802064
```

RegFile after running the test bench




Simulation results


SUB R0, R15, R15 ; R0 = 0




Register file at fifth cycle




ADD R2, R0, #5; R2 = 5




ADD R3, R0, #12 ; R3 = 12




SUB R7, R3, #9; R7 = 3 (Data dependency: solved by data forwarding)







AND R5, R3, R4 ; R5 = 12 AND 7 = 4 E0035004




ADD R5, R5, R4 ; R5 = 4 + 7 = 11 E0855004 (Data forwarding)




SUBS R8, R7, R2; R8=3-5=-2, set Flags E0578002 (n flag = 1)





LDR R2, [R0, #96]; R2 = mem[96] = 7 E5902060



THANK YOU!