Pipelined ARM Processor

Computer Architecture (CIE 439)

Ibrahim Hamada Ibrahim – 201800739
Sohaila Islam Zaki – 201800998
Kareem farahat – 2018001904

System verilog modules used:

- ALU.sv
- ARM.sv
- CondCheck.sv
- Controller.sv
- DataPath.sv
- Dmem.sv
- Eqcmp.sv
- Flopenr.sv
- Extend.sv
- Flopenrc.sv
- Floprc.sv
- Hazard.sv
- Imem.sv
- Regfile.sv
- Testbench.sv
- Top.sv
- Mux2.sv
- Mux3.sv

Testbench

ADDR	PROGRAM	; COMMENTS	HEX CODE
00	MAIN SUB R0, R15, R15	; R0 = 0	E04F000F
04	ADD R2, R0, #5	; R2 = 5	E2802005
08	ADD R3, R0, #12	; R3 = 12	E280300C
0C	SUB R7, R3, #9	; R7 = 3	E2437009
10	ORR R4, R7, R2	; R4 = 3 OR 5 = 7	E1874002
14	AND R5, R3, R4	; R5 = 12 AND 7 = 4	E0035004

Testbench

```
18          ADD R5, R5, R4          ; R5 = 4 + 7 = 11       E0855004

1C          SUBS R8, R7, R2         ; R8=3-5=-2,set Flags   E0578002
20          ADDLT R7, R5, #1        ; R7 = 11 + 1 = 12      B2857001
24          SUB R7, R7, R2          ; R7 = 12 - 5 = 7       E0477002
28          STR R7, [R3, #84]       ; mem[12+84] = 7        E5837054
2C          LDR R2, [R0, #96]       ; R2 = mem[96] = 7      E5902060
30          ADD R12, R2, #114       ; R12 = 114 + 7 = 121   E282C072
```

Testbench

```
34          BIC R3, R12, R7        ; R3 = 121 & ~ 7 = 120   E1CC3007
38          EOR R5, R3, R12         ; R5 = 120 ^ 121 = 1    E023500C

PCWRITE:
3C          ADD R15, R15, #0                    E28FF000
40          ADD R4 , R0, R0                     E2898005
44          ADD R5 , R0, R0                     E0805000
48          ADD R12 , R4, R5                    E084C005
```

Testbench

```
4C          B END               ; always taken        EA000001
50          ADD R2, R0, #13     ; shouldn't happen    E280200D
54          ADD R2, R0, #10     ; shouldn't happen    E280200A
58      END STR R2, [R0, #100]  ; mem[100] = 7        E5802064
```

RegFile after running the test bench



Simulation results

SUB R0, R15, R15 ; R0 = 0



Register file at fifth cycle



ADD R2, R0, #5 ; R2 = 5



ADD R3, R0, #12 ; R3 = 12



SUB R7, R3, #9 ; R7 = 3 (Data dependency: solved by data forwarding)




Wave - Default
Msgs
/testbench/dut/arm/clk
/testbench/dut/arm/reset
/testbench/dut/arm/PCF
/testbench/dut/arm/InstrF
/testbench/dut/arm/MemWriteM
/testbench/dut/arm/dp/ALUResultE
/testbench/dut/arm/dp/ALUOutW
/testbench/dut/arm/dp/ResultW
/testbench/dut/arm/ALUOutM
/testbench/dut/arm/WriteDataM
/testbench/dut/arm/ReadDataM
/testbench/dut/arm/dp/BranchTakenE
/testbench/dut/arm/dp/ALUControlE
/testbench/dut/arm/dp/MemtoRegW
/testbench/dut/arm/dp/PCSrcW
/testbench/dut/arm/dp/RegWriteW
/testbench/dut/arm/dp/PCPlus4F
/testbench/dut/arm/RegSrcD
/testbench/dut/arm/ImmSrcD
/testbench/dut/arm/ALUControlE
/testbench/dut/arm/ALUSrcE
/testbench/dut/arm/BranchTakenE
St1
St0
00000000000000000000000000010100
11100000000000110101000000000100
0
00000000000000000000000000000011
00000000000000000000000000000101
00000000000000000000000000000101
00000000000000000000000000001100
xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
11100001000001101110000000001001
St0
001
St0
St0
St1
00000000000000000000000000011000
00
00
001
0
Now
90 ps
Cursor 1
60 ps
40 ps
50 ps
60 ps
70 ps
60 ps
Wave
Memory ...m/dp/rf/rf

AND R5, R3, R4 ; R5 = 12 AND 7 = 4 E0035004



ADD R5, R5, R4 ; R5 = 4 + 7 = 11 E0855004 (Data forwarding)



SUBS R8, R7, R2 ; R8=3-5=-2,set Flags E0578002 (n flag = 1)




Wave - Default
Msgs
/testbench/dut/arm/clk
/testbench/dut/arm/reset
/testbench/dut/arm/PCF
/testbench/dut/arm/InstrF
/testbench/dut/arm/MemWriteM
/testbench/dut/arm/dp/ALUResultE
/testbench/dut/arm/dp/ALUOutW
/testbench/dut/arm/dp/ResultW
/testbench/dut/arm/ALUOutM
/testbench/dut/arm/WriteDataM
/testbench/dut/arm/ReadDataM
/testbench/dut/arm/dp/BranchTakenE
/testbench/dut/arm/dp/ALUControlE
/testbench/dut/arm/dp/MemtoRegW
/testbench/dut/arm/dp/PCSrcW
/testbench/dut/arm/dp/RegWriteW
/testbench/dut/arm/dp/PCPlus4F
/testbench/dut/arm/RegSrcD
/testbench/dut/arm/ImmSrcD
/testbench/dut/arm/ALUControlE
/testbench/dut/arm/ALUSrcE
/testbench/dut/arm/BranchTakenE
/testbench/dut/arm/MemtoRegW
/testbench/dut/arm/PCSrcW
/testbench/dut/arm/RegWriteW
/testbench/dut/arm/ALUFlagsE
[3]
St0
St0
00000000000000000000000000111000
11100000010000111011000000000010
0
11111111111111111111111111111110
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
00000000000000000000000000000000
St0
001
St0
St0
St0
00000000000000000000000000111100
00
00
001
0
0
0
0
0
1000
1
Now
220 ps
Cursor 1
206 ps
80 ps
190 ps
200 ps
210 ps
220 ps
206 ps
010
001
000
0100
1000
0000
Memory ...m/dp/rf/rf
Wave
ALU.sv

LDR R2, [R0, #96] ; R2 = mem[96] = 7 E5902060



THANK YOU !