Tahmini Ders İçeriği (Tentative Couse Schedule – Syllabus)



- 1. Hafta: Sayısal Sinyaller/Sistemler, İkilik Tabanda Sayılar, Taban Aritmetiği, İşaretli/Eksi Sayıların Gösterimi, Sayısal Tasarım Tarihçesi
- **2. Hafta:** İkili Mantık Aritmetiği ve Kapıları, Bool Cebiri Teorisi ve Tanımları, Bool Fonksiyonları, Kapı-Seviyesinde Yalınlaştırma, Karnough Haritası, Önemsenmeyen Durumlar, NAND, NOR, XOR
- 3-4. Hafta: FPGA, Birleşik (Combinational) Devreler, Aritmetik Modüller, Decoder, Encoder, Mux, Verilog HDL

Lab Sınavı

5-6. Hafta: Ardışık (Sequential) Devreler, Mandal (Latch), Flip-Flop, Zamanlama (Timing)

Proje Duyurusu

- 7. Hafta: Durum Makinaları, Örnek Tasarımlar
- 8. Hafta: Yazmaçlar (Registers), Sayaçlar (Counters)

Ara Sınav


- 9. Hafta: Bellekler, FPGA'da Block RAM, OpenRAM
- 10. Hafta: RTL (Register Transfer Level) ASMD (Algorithmic State Machine and Datapath) Tasarımları
- 11-12. Hafta: Boru hattı, FPGA ve ASIC Tasarım Akışları

Final – Proje Teslimleri

FPGA Nedir?



Field Programmable Gate Array – Sahada Programlanabilir Kapı Dizisi FPGA'dan (1985) önce programlanabilir kapı dizisi olarak ne vardı? PLA (Programmable Logic Array): Programlanabilir AND ve OR kapıları Sum of Products (SoP) formda Bool fonksiyonları tasarlanabiliyor




PLA (Programmable Logic Array)



AND ve OR kapılarının girişleri programlanabiliyor (Programmable AND – Programmable OR)

x ₂	x ₁	x ₀	z ₁	\mathbf{z}_0
0	0	0	0	0
0	0	1	1	0
0	1	0	0	0
0	1	1	1	0
1	0	0	1	1
1	0	1	0	0
1	1	0	0	0
1	1	1	0	1




PLA (Programmable Array Logic)



F1 = m0 + m1 + m6

F2 = m3 + m7


x,y,z giriş sinyalleri olan Bool fonksiyonunu, 5 adet INV 3 adet AND3 ve 2 adet OR3 kapısına sahip PLA ile yapın




PAL (Programmable Array Logic)



AND kapılarının girişleri programlanabiliyor ama OR kapılarının girişleri programlanamıyor (Programmable AND – Fixed OR)





CPLD (Complex Programmable Logic Device)







Figure 3: CoolRunner-II CPLD Macrocell


FPGA Mimarisi






FPGA Mimarisi





FPGA Yapı Taşı: Look-up Table (LUT)





	Giriş		Çıkış
a	b	С	X
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

Herhangi bir Bool fonksiyonu, bir LUT ile gerçekleştirilebilir.

Örnek olarak 3 girişli bu doğruluk tablosu 8-bit'lik bir LUT ile gerçekleştirilmiştir.

FPGA konfigürasyonu sırasında, kullanılan her bir LUT içerisindeki RAM'in içeriği, gerçekleştirilecek olan fonksiyonun doğruluk tablosuna göre başlangıç değerleri şeklinde yüklenir.

FPGA kaynak kullanımı açısından, Bool fonksiyonunun önemi yoktur, LUT ile herhangi bir fonksiyon tanımlanabilir.

Fonksiyon giriş sinyalleri, RAM içeriğinin adres bitleri olarak işlev görür.

Combinational (sıralı) devreler LUT ile gerçekleşir.

BASYS3 FPGA GELİŞTİRME KARTI





Artix-7 35T features include:

- 33,280 logic cells in 5200 slices (each slice contains four 6-input LUTs and 8 flip-flops);
- 1,800 Kbits of fast block <u>RAM</u>;
- Five clock management tiles, each with a phase-locked loop (PLL);
- 90 DSP slices;
- Internal clock speeds exceeding 450MHz;
- On-chip analog-to-digital converter (XADC).

The Basys 3 also offers an improved collection of ports and peripherals, including:

- 16 user switches
- 16 user LEDs
- 5 user pushbuttons
- 4-digit 7-segment display
- Three Pmod ports
- Pmod for XADC signals
- 12-bit VGA output
- USB-UART Bridge
- Serial Flash
- Digilent USB-JTAG port for FPGA programming and communication
- USB HID Host for mice, keyboards and memory sticks


XILINX 7 SERIES FPGA ARCHITECTURE




Device	Slices ⁽¹⁾	SLICEL	SLICEM	6-input LUTs	Distributed RAM (Kb)	Shift Register (Kb)	Flip-Flops
7A15T	2,600 ⁽²⁾	1,800	800	10,400	200	100	20,800
7A35T	5,200 ⁽²⁾	3,600	1,600	20,800	400	200	41,600

Notes:

1. Each 7 series FPGA slice contains four LUTs and eight flip-flops; only SLICEMs can use their LUTs as distributed RAM or SRLs.





VERILOG HDL (Hardware Description Language)





1984: Phil Moorby & Prabhu Goel @Gateway Design Automation

1990: Cadence Design System acquired Gateway

1991: Cadence made Verilog documentation open to public through OVI (Open Verilog International, now Accellera)

1995: Verilog was submitted to the IEEE and became standard 1364-1995

2001: Upgraded version of 1995 → 1364-2001

2005: Last version of Verilog \rightarrow 1364-2005

2005: SystemVerilog → 1800-2005

SystemVerilog, Verilog dilinin bir üst kümesidir ve Verilog dilinin özelliklerini de kapsamaktadır.

VERILOG HDL (Hardware Description Language)




Verilog ile "sentezlenebilir" sayısal devreler tasarlanabildiği gibi, "sentezlenemeyen" simülasyon amaçlı scriptler de yazılabilir.

Sentezlenebilir sayısal devreler, sentezlenemeyen testbench simülasyon scriptleri ile doğrulanırlar.

Biz bu ders kapsamında Verilog-2005 (IEEE 1364-2005) standardına uygun olarak kod geliştireceğiz.

Proje kapsamında Openlane açık-kaynak aracı ile tape-out planlanmaktadır. Openlane içerisinde bulunan Yosys sentezleyici aracı Verilog-2005 destekler.





Steven Sharp, Cadence Design Systems, Inc., Chair



Kurt Baty, WFSDB Consulting
Stefen Boyd, Boyd Technology
Shalom Bresticker, Intel Corporation
Dennis Brophy, Mentor Graphics Corporation
Cliff Cummings, Sunburst Design, Inc.
Steven Dovich, Cadence Design Systems, Inc.
Tom Fitzpatrick, Mentor Graphics Corporation
Ronald Goodstein, First Shot Logic Simulation and Design
Keith Gover, Mentor Graphics Corporation
Mark Hartoog, Synopsys, Inc.
Ennis Hawk, Jeda Technologies
Atsushi Kasuya, Jeda Technologies

Jay Lawrence, Cadence Design Systems, Inc.
Francoise Martinolle, Cadence Design Systems, Inc.
Kathryn McKinley, Cadence Design Systems, Inc.
Michael McNamara, Verisity, Ltd.
Don Mills, LCDM Engineering
Mehdi Mohtashemi, Synopsys, Inc.
Karen Pieper, Synopsys, Inc.
Brad Pierce, Synopsys, Inc.
Dave Rich, Mentor Graphics Corporation
Steven Sharp, Cadence Design Systems, Inc.
Alec Stanculescu, Fintronic, USA
Stuart Sutherland, Sutherland HDL, Inc.

Gordon Vreugdenhil, Mentor Graphics Corporation

IEEE Standard for Verilog[®] Hardware Description Language

At the time this standard was completed, the IEEE P1364 Working Group had the following membership:

IEEE Computer Society


Sponsored by the Design Automation Standards Committee Johny Srouji, IBM, IEEE SystemVerilog Working Group Chair
Tom Fitzpatrick, Mentor Graphics Corporation, Chair
Neil Korpusik, Sun Microsystems, Inc., Co-chair
Stuart Sutherland, Sutherland HDL, Inc., Editor
Shalom Bresticker, Intel Corporation, Editor through February 2005

VERILOG HDL (Hardware Description Language)






- Gate-level modeling using instantiations of predefined and user-defined primitive gates.
- Dataflow modeling using continuous assignment statements with the keyword assign.
- Behavioral modeling using procedural assignment statements with the keyword always.



XILINX VIVADO DESIGN SUITE





xilinx.com

1.4

xcku5p-ffvb676-2-e


Bool Fonksiyonları



$$F1 = x + y'z$$


$$F2 = x'y'z + x'yz + xy'$$

F1 & F2								
	Giriş		Çıl	ΚIŞ				
Х	У	Z	F1	F2				
0	0	0	0	0				
0	0	1	1	1				
0	1	0	0	0				
0	1	1	0	1				
1	0	0	1	1				
1	0	1	1	1				
1	1	0	1	0				
1	1	1	1	0				



VERILOG HDL ÖRNEK-1







n_input gates	n_output gates	Three-state gates	Pull gates	MOS switches	Bidirectional switches
and	buf	bufif0	pulldown	cmos	rtran
nand	not	bufif1	pullup	nmos	rtranif0
nor		notif0		pmos	rtranif1
or		notif1		rcmos	tran
xnor /				rnmos	tranif0
xor				rpmos	tranif1

VERILOG HDL ÖRNEK-1 (Gate Level)






```
module ornek1
              ismin önemi
input x,
input y,
              yok!!!
input z,
output F1
);
wire y not;
wire y_rot_and_z;
not G1 (y_not,y);
and G2 (y_not_and_z,y_not,z);
or G3 (F1,x,y not and z);
endmodule
```



VERILOG HDL ÖRNEK-2 (Gate Level)





```
module ornek2
input x,
input y,
input z,
output F2
);
wire x not;
wire y_not;
wire and1 out;
wire and2 out;
wire and3_out;
not G1 (x_not,x);
not G2 (y_not,y);
and G3 (and1_out,x_not,y_not,z);
and G4 (and2_out,x_not,y,z);
and G5 (and3_out,x,y_not);
or G6 (F2, and1 out, and2 out, and3 out);
endmodule
```

Bool Fonksiyonları - Sadeleştirme




$$F2 = x'y'z + x'yz + xy'$$

$$F2 = x'z(y'+y) + xy'$$


$$F2 = x'z + xy'$$

Fonksiyonda sadeleştirme daha az kapı kullanımına, yani daha hızlı, daha az alana sahip, daha ucuz ve daha az güç tüketen devre demektir




VERILOG HDL ÖRNEK-3 (Gate Level)






"Fonksiyonda sadeleştirme daha az kapı kullanımına, yani daha hızlı, daha az alana sahip, daha ucuz ve daha az güç tüketen devre demektir"



```
module ornek3
input x,
input y,
input z,
output F2
);
wire x not;
wire y not;
wire and1 out;
wire and2 out;
not G1 (x not,x);
not G2 (y_not,y);
and G3 (and1_out,x,y_not);
and G4 (and2_out,x_not,z);
or G5 (F2, and1 out, and2 out);
endmodule
```


SENTEZLEYİCİ ARAÇLARIN OPTİMİZASYONU





Vivado sentezleyici, F2 fonksiyonunu 3 girişli bir LUT ile gerçekleştirmektedir.

FPGA'larda, kapılar değil, LUT kullanımı önemlidir.



ASIC'te ise standard kütüphanede kapılar önemlidir. Ama yine ASIC için sentezleyiciler de fonksiyonel sadeleştirme ile optimizasyon yaparlar.

COMBINATIONAL (BİRLEŞİK) DEVRELER




<u>Combinational (birleşik):</u> Devrenin çıkış sinyal(ler)i, yalnızca o anki giriş sinyal(ler)inin değerine bağlıdır. Devrede durum (state) belirten bir bellek (memory) bulunmamaktadır. Giriş sinyali değişir değişmez çıkış sinyaline etki eder.

<u>Sequential (sıralı)</u>: Devrenin çıkış sinyal(ler)i, giriş sinyal(ler)inin ve devrede durum (state) belirten bellek (memory) değerine bağlıdır. Giriş sinyalinin değişimi her zaman çıkış sinyaline etki etmez, devrenin durumuna bağlıdır.

NOT: Derste şu ana kadar gördüğümüz bütün fonksiyonlar ve devreler combinational devreydi.

COMBINATIONAL DEVRE ANALIZI





F1 & F2								
	Giriş		Çıl	ΚΙŞ				
Α	В	С	F1	F2				
0	0	0	0	0				
0	0	1	1	0				
0	1	0	1	0				
0	1	1	0	1				
1	0	0	1	0				
1	0	1	0	1				
1	1	0	0	1				
1	1	1	1	1				


COMBINATIONAL DEVRE TASARIMI – Half Adder



Gi	riş	Ç	ıkış
Α	В	S	Cout
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$S = A'B+AB' \rightarrow S = A \text{ xor } B$$

Cout = AB




```
Report Cell Usage:
+----+
| | Cell | Count |
+----+
|1 | LUT2 | 2|
|2 | IBUF | 2|
|3 | OBUF | 2|
+----+
```

```
module half adder
input a_i,
input b_i,
output s_o,
output cout_o
);
xor G1 (s_o,a_i,b_i);
and G2 (cout_o,a_i,b_i);
endmodule
```

COMBINATIONAL DEVRE TASARIMI – Full Adder




	Giriş		Çıl	ΚIŞ
Α	В	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



S = A'B'Cin+A'BCin'+AB'Cin'+ABCin \rightarrow Cin'(A'B+AB')+Cin(A'B'+AB) \rightarrow Cin'(A^B)+Cin(A^B)' \rightarrow A^B^C

Cout = AB+ACin+BCin



COMBINATIONAL DEVRE TASARIMI – Full Adder



	Giriş		Çıl	αş
Α	В	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Cout = AB+ACin+BCin

```
Report Cell Usage:
       |Cell |Count
       LUT3
                   3
       IBUF
       OBUF
```


```
\rightarrow Cin'(A^B)+Cin(A^B)' \rightarrow A^B^C
```

```
= A'B'Cin+A'BCin'+AB'Cin'+ABCin \rightarrow Cin'(A'B+AB')+Cin(A'B'+AB)
```

```
module full adder
input a i,
input b i,
input cin i,
output s o,
output cout_o
);
wire and1, and2, and3;
xor G1 (s_o,a_i,b_i,cin_i);
and G2 (and1,a_i,b_i);
and G3 (and2,a_i,cin_i);
and G4 (and3,b_i,cin_i);
or G5 (cout_o,and1,and2,and3);
endmodule
```

Full Adder – Hiyerarşik Tasarım





- ✓ ♣ full_adder_hier (full_adder_hier.v) (2)
 - HA1 : half_adder (half_adder.v)
 - HA2: half_adder (half_adder.v)

```
Report Cell Usage:
+----+
| | Cell | Count |
+----+
|1 | LUT3 | 2|
|2 | IBUF | 3|
|3 | OBUF | 2|
+----+
```

```
module full adder hier
input a i,
input b i,
input cin i,
output s o,
output cout o
);
wire ha1 s, ha1 cout, ha2 cout;
half adder HA1
        (a_i),
.b i
        (b_i),
        (ha1_s),
.s o
.cout_o (ha1_cout)
);
half_adder HA2
        (ha1_s),
.a_i
.b i
        (cin_i),
        (s_o),
.s o
.cout_o (ha2_cout)
);
or G1 (cout o, ha2 cout, ha1 cout);
endmodule
```


Verilog – Scalar vs Vector



```
module full adder hier
input a_i,
                         scalar
input b_i,
input cin_i,
output s o,
output cout_o
);
wire ha1_s, ha1_cout, ha2_cout;
half_adder HA1
.a_i
        (a_i),
        (b_i),
.b_i
        (ha1_s),
.S_0
.cout_o (ha1_cout)
half_adder HA2
        (ha1 s),
.a_i
.b i
        (cin_i),
.s o
        (s_0),
.cout_o (ha2_cout)
);
or G1 (cout_o,ha2 cout,ha1 cout);
endmodule
```

```
module binary_adder_2bit
(
input [1:0] a_i, vector
input [1:0] b_i,
input cin_i,
output [1:0] s_o,
output cout_o
);
```


2-bit Binary Adder



2-bit Binary Adder




2-bit Binary Adder



```
module binary adder 2bit
input [1:0] a_i,
input [1:0] b_i,
input cin i,
output [1:0] s_o,
output cout_o
);
wire cout fa1;
full_adder_hier FA1
        (a_i[0]),
.a_i
.b_i
        (b_i[0]),
.cin_i (cin_i),
.s o
        (s_0[0]),
.cout o (cout fa)
);
full_adder_hier FA2
.a_i
        (a_i[1]),
.b_i
        (b_i[1]),
.cin i
        (cout_fa),
        (s_0[1]),
.s o
.cout o (cout o)
);
endmodule
```


2-bit Binary Adder - Vivado Elaborated Design






2-bit Binary Adder - Vivado Synthesized Design






2-bit Binary Adder – Report Timing Summary








Design Runs Timing × ? _ ロ じ													
Q - H 🗞 N Unconstrained Paths - NONE - NONE - Setup													
Name	Slack ^1	Levels	Routes	High Fanout	From	То	Total Delay	Logic Delay	Net Delay	Requirement	Source Clock	Destination Clock	Exception
→ Path 1	co	3	4	3	b_i[0]	s_o[1]	5.259	3.660	1.599	00	input port clock		
→ Path 2	co	3	4	2	a_i[1]	cout_o	5.231	3.632	1.599	00	input port clock		
→ Path 3	00	3	4	3	b_i[0]	s_o[0]	5.231	3.632	1.599	00	input port clock		



Path Delays



roject Summary	×	Device	× Schemati	c × Pa	nth 1 - timing_1	c	
Summary							
Name	↓ P	ath 1					
Slack	∞ns						
Source	b	_i[0] (inpu	ıt port)				
Destination	-(□ s	_o[1] (out	put port)				
Path Group	(non	ie)					
Path Type	Max	at Slow Pro	ocess Corner				
Requirement	∞ns						
Data PDelay	5.25	9ns (logic 3	3.660ns (69.58	9%) route	1.599ns (30.411%))		
Logic Levels	3 (18	BUF=1 LUT	5=1 OBUF=1)				
Data Path							
Delay Type		Incr (ns)	Path (ns)	Location	Netlist Resource(s)	
		(r) 0.000	0.000		b_i[0]		
net (fo=0)		0.000	0.000				
					b_i_IBUF[0]_ins	t/I	
IBUF (Prop ibuf	<u>I O)</u>	(r) 0.923	0.923		d b_i_IBUF[0]_ins	t/O	
net (fo=3, unpla	ced)	0.800	1.722		∠ b_i_IBUF[0]		
					s_o_OBUF[1]_ir	nst_i_1/I1	
LUT5 (Prot5 11	<u>O)</u>	(r) 0.152	1.874		■ s_o_OBUF[1]_ir	nst_i_1/O	
net (fo=1, unpla	ced)	0.800	2.674		∠ s_o_OBUF[1]		
					s_o_OBUF[1]_ir	nst/I	
OBUF (Prbuf I	<u>O)</u>	(r) 2.585	5.259		s_o_OBUF[1]_ir	nst/O	
net (fo=0)		0.000	5.259		√ s_o[1]		

Why reg in testbench for inputs of DUT? Generating input stimulus is one of the primary tasks of a testbench. Unless you want to tie the input to a static value, you will have to

- 1. Change the value of inputs at different time-stamps
- 2. Hold the value of inputs stable between time-stamps

```
initial begin

#10 reset = 0;

#20 reset = 1; // apply reset for few cycles

#40 reset = 0;

end
```

In the code shown above, reset changes value at 3 different time stamps and you want the value of reset to held stable between those three intervals. Right?

Now, recall what is the data type available in Verilog for holding values — reg

Why wire in testbench for outputs of DUT? Another major task of a testbench is to monitor the ouputs of DUT. Since testbench is going to sample the value of outputs, therefore, only a connection is required. There is no need to hold value of outputs. Again, recall what is the data type for establishing a continuous assignment — wire

Why reg **in DUT for outputs?** Because DUT needs to drive these outputs and hold them stable between value change.

Why wire in DUT for inputs? Because DUT needs to just sample the inputs and not hold their values.

Simple!




Verilog Testbench

```
module tb binary adder 2bit;
reg [1:0] a_i,b_i; // define inputs of DUT as reg
reg cin i;
wire [1:0] s o;
                   // define outputs of DUT as wire
wire cout o;
binary adder 2bit DUT
                       // Design Under Test
.a i
        (a_i ),
.b i
        (bi),
.cin i
        (cin i),
        (s o
.s o
.cout o (cout o)
);
```

Verilog Testbench





```
initial begin
   a_i
            = 2'b00;
   Ьi
            = 2'b00;
            = 1'b0;
    cin i
    #10;
   a_i
            = 2'b01;
   b i
            = 2'b10;
   cin i
            = 1'b1;
   #10;
   a_i
            = 2'b11;
   bі
            = 2'b11;
   cin i
            = 1'b1;
   #10;
   a_i
            = 2'b11;
   b_i
            = 2'b11;
    cin i
            = 1'b0;
   #10;
            = 2'b01;
   a_i
   b i
            = 2'b01;
    cin i
            = 1'b1;
   #10;
   $finish;
end
endmodule
```

Kodlar ve Ders Notları Github Hesabımda





