Hardware Queues

Eylon Caspi

University of California, Berkeley eylon@cs.berkeley.edu


4/8/05

Outline


- Why Queues?
- Queue Connected Systems
 - "Streaming Systems"
- Queue Implementations
- Stream Enabled Pipelining

Modular System Design

- Decompose into modules to manage complexity, performance
- Wires




Shared bus




How to connect modules?

Register File/ Memory




 Point to pt. channels




Flow Control


- Synchronous operation
 - Data every cycle




- Producer may stall
 - Data valid signal




- Consumer may stall
 - Back-pressure signal




- Either may stall
 - Valid + Back-pressure



Example: Bursty Communication




- Producer envelope: (8 cycles)
- Consumer envelope: (8 cycles)
- **♦** Together: (11 cycles)




Busrty communication

- P + C each have average throughput 1/2
- Producer is bursty Consumer is steady

Bursty Communication + Queue



- Producer envelope: (8 cycles)
- ♦ Consumer envelope: (8 cycles)
- ♦ Producer → Queue: (8 cycles)
- Queue contents:
- ♦ Queue → Consumer: (8 cycles)




Abstract Queue

Container that maintains order

- FIFO = First In, First Out
- Maintains system correctness regardless of communication delay

4 interfaces (methods)

Full, Empty, Put, Get




Queues Reschedule Data

For performance

- Smooth bursty communication
- Smooth dynamic rate communication


For correctness – prevent deadlock

 Align data tuples that arrive with different delays, like pipeline registers



• Reorder: P:{x,y} C:{y,x}

Store: P:{x*,y} C:{x,y}



For convenience


- Buffer up / packetize to communicate with microprocessor
- Off chip
 Time multiplexed computation (SCORE)


Streaming Systems

- Suppose queues were the only form of IPC
 - Stream = FIFO channel with buffering (queue)
 - Every compute module (process) must stall waiting for
 - Input data
- Output buffer space
- System is robust to delay, easy to pipeline
- Hardware design decisions:
 - Stream / flow control protocol
 - Process control (fire, stall)
 - Queue implementation
 - Stream pipelining
 - Queue depths

Wire Protocol for Streams

- ◆ D = Data, V = Valid, B = Back-pressure
- Synchronous (rendezvous) transaction protocol
 - Producer asserts V when D ready,
 Consumer deasserts B when ready
 - Transaction commits if (¬B ∧ V) at clock edge






Process Control (Fire / Stall)

- ♦ In state X, fire if
 - Inputs desired by X are ready (Valid)
 - Outputs emitted by X are ready (Back-pressure)
- Firing guard / control flow

```
if (i_v && !o_b) begin i_b=0; o_v=1; ... end
```




- Subtlety: master, slave
 - Process is slave
 - ◆ To synchronize streams, (1) wait for flow control in, (2) fire / emit out
 - Connecting two slaves would deadlock
 - Need master (queue) between every pair of modules

Queue Implementations

Systolic


 Cascade of depth-1 stages (or depth-N)



Shift register


Put: shift all entries

Get: tail pointer




Circular buffer

Memory with head / tail pointers




Enabled Register Queue


- Systolic, depth-1 stage
- 1 state bit (empty/full) = V
- Shift data in unless
 - Full and downstream not ready to consume queued element
- ◆ Area → 1 FF per data bit
- Area on FPGA
 - Area → 1 LUT-FF cell per data bit
 - But depth-1 (1 stage) is nearly free, since data registers pack with logic
- Speed: as fast as FF
 - But combinationally connects producer, consumer, via B



Xilinx SRL16

- SRL16 = Shift register of depth 16 in one 4-LUT cell
 - Shift register of arbitrary width: parallel SRL16, arbitrary depth: cascade SRL16
- Improve queue density by 16x






SRL16 Mode

Shift Register Queue

- State: empty bit + capacity counter
- Data stored in shift reg
 - In at position 0
 - Out at position Address
- Address = number of stored elements minus 1
- Flow control
 - $o_v = (State == Non-Empty)$
 - $i_b = (Address = Depth 1)$
- FSM decides
 - Whether to consume
 - Whether to produce
 - Next Address
 - Next State
- ◆ Depth ≥ 2 for full rate




Shift Register Queue – Control

State Empty

- If (i_v) then consume
- ♦ If (! i_v) then idle

State Non-empty

- If (full) then
 - ♦ If (o_b) then idle
 - ◆ If (! o_h) then produce
- Else (neither full nor empty)
 - If $(i_v \land o_b)$ then consume
 - If $(i_v \land ! o_b)$ then consume + produce
 - If $(!i_v \land o_b)$ then *idle*
 - If $(!i_v \wedge !o_b)$ then produce



```
module Q srl (clock, reset, i d, i v, i b, o d, o v, o b);
  parameter depth = 16;  // - greatest #items in queue (2 <= depth <= 256)</pre>
  parameter width = 16;  // - width of data (i d, o d)
            clock;
   input
  input
            reset;
  input [width-1:0] i d;  // - input stream data (concat data + eos)
   input
                    i v; // - input stream valid
                    ib;
                            // - input stream back-pressure
   output
  output [width-1:0] o d;  // - output stream data
                    o v; // - output stream valid
  output
                   o b;
                             // - output stream back-pressure
   input
```

```
parameter addrwidth =
             ( (((depth)) ==0) ? 0 // - depth==0 LOG2=0
              : (((depth-1)>>0) ==0) ? 0 // - depth<=1 LOG2=0
              : (((depth-1)>>1)==0) ? 1 // - depth<=2 LOG2=1
              : (((depth-1)>>2)==0) ? 2 // - depth<=4 LOG2=2
              : (((depth-1)>>3)==0) ? 3 // - depth<=8 LOG2=3
              : (((depth-1)>>4)==0) ? 4 // - depth<=16 LOG2=4
              : (((depth-1)>>5)==0) ? 5 // - depth<=32 LOG2=5
              (((depth-1)>>6)==0) ? 6 // - depth<=64 LOG2=6
              : (((depth-1)>>7) ==0) ? 7 // - depth<=128 LOG2=7
                                   8) // - depth<=256 LOG2=8
        [addrwidth-1:0] addr, addr, a; // - SRL16 address
 req
                                         // for data output
                      shift en ;
                                         // - SRL16 shift enable
 req
        [width-1:0] srl [depth-1:0]; // - SRL16 memory
 reg
 parameter state empty = 1'b0; // - state empty : o v=0 o d=UNDEFINED
 parameter state nonempty = 1'b1; // - state nonempty: o v=1 o d=srl[addr]
                                 // #items in srl = addr+1
          state, state;
                                // - state register
 reg
```

```
always @ (posedge clock or negedge reset) begin // - seq always: FFs
   if (!reset) begin
      state <= state empty;</pre>
      addr <= 0;
   end
   else begin
      state <= state ;</pre>
      addr <= addr ;</pre>
   end
end // always @ (posedge clock or negedge reset)
always @(posedge clock) begin
                                                        // - seq always: SRL16
   // - infer enabled SRL16 from shifting srl array
   // - no reset capability; srl[] contents undefined on reset
   if (shift en ) begin
      // synthesis loop limit 256
      for (a = depth-1; a > 0; a = a -1) begin
         srl[a ] <= srl[a -1];</pre>
      end
      srl[0] <= i d;</pre>
   end
end // always @ (posedge clock or negedge reset)
```


```
// - (mid: neither empty nor full)
   else begin
      if (i v && o b) begin // - mid & i v & o b => consume
         shift en <= 1;</pre>
        addr <= addr+1;</pre>
        state_ <= state_nonempty;</pre>
      end
      else if (i v && !o b) begin // - mid & i v & !o b => cons+prod
         shift en <= 1;</pre>
         addr <= addr;</pre>
         state <= state nonempty;</pre>
      end
      else if (!i v && o b) begin // - mid & !i v & o b => idle
         shift_en <= 0;</pre>
         addr <= addr;</pre>
         state_ <= state_nonempty;</pre>
      else if (!i v && !o b) begin // - mid & !i v & !o b => produce
         shift en <= 0;</pre>
        addr_ <= addr_zero_ ? 0 : addr-1;
         state_ <= addr_zero_ ? state_empty : state nonempty;</pre>
      end
   end // else: !if(addr full )
end // case: state nonempty
```

```
endcase // case(state)
end // always @ *
endmodule // Q srl
```

Characterization on FPGA


- Synplify Pro 8.0 compiler
 - Options: 200MHz, 0.5ns outputs, FSM Explorer,
 FSM Compiler, Resource Sharing, Retiming, Pipelining
- ♦ Target: Xilinx Spartan 3 1000 FPGA, speed -5
 - XC3S1000 = 17,280 4-LUT cells
- Script to compile with different depths, widths
- Graph in Excel using Pivot Charts

SRL Queue: RTL (depth 16, width 16)



SRL Queue: Area


Revision rev_4__200mhz Device XC3S1000



♦ Depth 2: Shift register infers FFs, not SRL16

SRL Queue: Area Per Bit


Revision rev_4__200mhz Device XC3S1000



Quickly beats enabled register queue (1 LUT-FF per bit)


SRL Queue: Speed

Revision rev_4__200mhz Device XC3S1000



SRL Queue: Data Delay


Revision rev_4__200mhz Device XC3S1000



Slow Clk-to-D due to dynamic addressing of shift register

SRL Queue: Valid Delay


Revision rev_4__200mhz Device XC3S1000



Clk-to-V = Clk-to-Q of state register

SRL Queue: Back-Pressure Delay

Revision rev_4__200mhz Device XC3S1000




Clk-to-B slows due to (1) wider addr cmp, (2) higher addr fanout

SRL Queue with Data Output Reg. (SRL+D)

- ◆ Registered data out
 - o_d (clock-to-Q delay)
 - Non-retimable
- Data output register extends shift register
- Bypass shift register when queue empty
- ♦ 3 States
- ♦ Address = number of stored elements minus 2
- **♦ Flow control**

```
• o_v = !(State = Empty)
• i_b = (Address = Depth-2)
```



4/8/05

SRL+D Queue – Control


- State Empty (consume into D out reg.)
 - ♦ If (i,) then consume
 - ♦ If (! i,) then idle
- State One

(consume into shift reg.)

- If $(i_v \land o_h)$ then consume
- If $(i_v \land ! o_h)$ then consume + produce
- If $(!i_{\nu} \land o_{\nu})$ then idle
- If $(!i_{v} \wedge !o_{h})$ then produce


State More (consume into shift reg.)

- If (full) then
 - If (o_h) then *idle*
 - ◆ If (! o_b) then produce
- Else (neither full nor empty)
 - If $(i_v \land o_h)$ then consume
 - If $(i_{i_1} \wedge ! o_{i_2})$ then consume + produce
 - If $(!i_{v} \land o_{h})$ then idle
 - If $(!i_{v} \wedge !o_{h})$ then produce



SRL+D: Data Delay


Revision rev_4__200mhz Device XC3S1000



◆ Clk-to-D = Clk-to-Q of data output register

SRL+D Queue: Speedup


Revision rev_4__200mhz Device XC3S1000



♦ Slight speedup, up to ~20%

SRL+D Queue: Area Change


Revision rev_4__200mhz Device XC3S1000



♦ Larger area from data out reg. – cannot pack with shift reg.

SRL+D Queue: Valid Delay

Revision rev_4__200mhz Device XC3S1000



• $o_v = !(State = Empty)$, state is encoded


Pre-Computed Valid (SRL+DV)

Registered valid out

- o_v (clock-to-Q delay)
- Non-retimable


Flow control

- o_next = !(State_next ==Empty
- $i_b = (Address)$ ==Depth-2)



SRL+DV: Valid Delay


Revision rev_4__200mhz Device XC3S1000



Clk-to-V = Clk-to-Q of V output register

SRL+DV: Back-Pressure Delay


Revision rev_4__200mhz Device XC3S1000



Clk-to-B slows w/depth, (1) wider addr cmp, (2) higher addr fanout

Pre-Computed Back-Pressure (SRL+DVB)


- Registered backpressure out
 - o_b (clock-to-Q delay)
 - Non-retimable
- Based on precomputed fullness
- Flow control
 - o_v_next = !(State_next ==Empty)



4/8/05

SRL+DVB: Back-Pressure Delay


Revision rev_4__200mhz Device XC3S1000



♦ Clk-to-B = Clk-to-Q of B output register

SRL+DVB: Speed


Revision rev_4__200mhz Device XC3S1000



Can we improve speed?


Specialized, Pre-Computed Fullness (SRL+DVBF)

- ♦ SRL+DVB critical loop
 - full, FSM,
 Address update,
 Address compare
- Speed up full
 pre-computation
 by special-casing
 full_next for
 each state
- **♦ Flow control**
 - o_{v_next} = !(State_next ==Empty)
 - i_h_next = full_next
- ◆ zero pre-computation is less critical



SRL+DVBF: Speedup


Revision rev_4__200mhz Device XC3S1000



♦ Speedup from specialization of full_next, up to ~30%


SRL+DVBF: Speed

Revision rev_4__200mhz Device XC3S1000



SRL+DVBF: Area Change


Revision rev_4__200mhz Device XC3S1000



♦ Area savings from specialization of *full_next*, up to ~30%


SRL+DVBF: Area

Revision rev_4__200mhz Device XC3S1000



Stream Enabled Pipelining

 Pipelining = inserting registers to break-up long combinational delay, improve MHz






- Logic pipelining: break-up deep logic
- Interconnect pipelining: break-up long wires
- Pipelining adds clock cycles of latency
 - Signals out of sync, stale
- Requires architectural modification difficult
 - E.g. microprocessor pipelined function unit
- ♦ Stream pipelining requires only *stream* modification *easy*
 - Stream abstraction (queue) admits arbitrary delay
 - Stream implementation admits stylized pipelining


Interconnect Relaying

- Break-up long distance streams
- Relay through depth-2 shift-register queue(s)
 - Need depth-2 for full throughput (depth-1 is 1/2 throughput)
 - Can cascade multiple relay stages for longer distance




Interconnect Pipelining

- Add N pipeline registers to D, V, B
 - Mobile registers for placer
- Stale flow control may overflow queue (by 2N)
 - Staleness = total delay on B-V feedback loop = 2N
- Modify downstream queue to emit back-pressure when empty slots ≤ 2N




Logic Pipelining

- Add N pipeline registers to D, V
- Retime backwards
 - This pipelines feed-forward parts of producer's data-path
- Stale flow control may overflow queue (by N)
- Modify queue to emit back-pressure when empty slots ≤ N
- No manual modification of processes!



Logic Relaying + Retiming

- Break-up deep logic in a process
- Relay through enabled register queue(s)
- Retime registers into adjacent process
 - This pipelines feed-forward parts of process's datapath
 - Can retime into producer or consumer
- No manual modification of processes!



Summary

Queues reschedule data

For performance, correctness, convenience

Queue Connected (Streaming) Systems

Robust to delay, easy to pipeline

Queue Implementations

- Systolic enabled register queue
- Shift register queue + optimizations

Stream Enabled Pipelining

Of interconnect, logic – without modifying process