Hacettepe University	Computer Engineering Department
BBM431-Advanced Computer Architecture	Instructor: Prof. Dr. Suleyman TOSUN
Final Exam	

Student ID:

Questions	1	2	3	4	Total
Marks	25	25	40	10	100
Earned					

Name-Last Name:


Duration: 100 minutes

Make a single pdf of your answer sheets and send it to aca.odev@gmail.com.

Exam Date: 20.01.2021

Q1. Write the classes of parallel systems defined by Flynn's taxonomy. Write the "level of parallelism" that can be achieved by it. Finally, give an example system or architecture for each class.

Level of parallelism	Example system/architecture
	Level of parallelism



Q3. Suppose we have the following memory and two private caches of cores 0 and 1 (C0 and C1). Columns from left to right show the cache line (CL), block coherence status (BCS), address, and data for each block. BCS can be in Shared (S), Modified (M) and Invalid (I) state.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0	S	0x20	7
1	I	1	-

Cache: Core 1 (C1)

CL	BCS	Address	Data
0	S	0x20	7
1	S	0x10	3

Bus

Data
7
3
0

Shared memory

Using snooping MSI protocol, sketch each private cache with necessary changes (if there is any) after the following memory accesses. You do not need to draw shared memory.

a) Core 1 writes the value 14 to the address 0x20.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

b) Core 0 reads from the address 0x10.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

c) Core 0 reads from the address 0x20.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

d) Core 0 writes the value 6 to the address 0x10.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

e) Core 0 writes the value 12 to the address 0x10.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

f) Core 1 reads from the address 0x20.

Cache: Core 0 (C0)

CL	BCS	Address	Data
0			
1			

Cache: Core 1 (C1)

CL	BCS	Address	Data
0			
1			

Q4. You are given the following loop, which has dependency between two consecutive iterations. Dependency is on array B. B[i+1] in the current iteration is used as B[i] in the next iteration.

Transform the loop so that each iteration can be executed independently in parallel. Hint: You can move part of the iteration before or after the loop.

```
for (i=0; i<100; i=i+1) {
    A[i] = -B[i];
    B[i+1] = 2C[i];
}</pre>
```