

**Truth Table** 

C <sub>1 prev</sub>	C <sub>2 prev</sub>	C <sub>3 prev</sub>	М	C <sub>1</sub>	C <sub>2</sub>	C <sub>3</sub>
0	0	0	0	1	1	1
0	0	0	1	0	0	1
0	0	1	0	0	0	0
0	0	1	1	0	1	0
0	1	0	0	0	0	1
0	1	0	1	0	1	1
0	1	1	0	0	1	0
0	1	1	1	1	0	0
1	0	0	0	0	1	1
1	0	0	1	1	0	1
1	0	1	0	1	0	0
1	0	1	1	1	1	0
1	1	0	0	1	0	1
1	1	0	1	1	1	1
1	1	1	0	1	1	0
1	1	1	1	0	0	0

## K-Map for C<sub>1</sub>

$C_3M \setminus C_1C_2$	00	01	11	10
00	1	0	1	0
01	0	0	1	1
11	0	1	0	1
10	0	0	1	1

## K-Map for C<sub>2</sub>

$C_3M \setminus C_1C_2$	00	01	11	10
00	1	0	0	1
01	0	1	1	0
11	1	0	0	1
10	0	1	1	0


## K-Map for C<sub>3</sub>

$C_3M \setminus C_1C_2$	00	01	11	10
00	1	1	1	1
01	1	1	1	1
11	0	0	0	0
10	0	0	0	0


$$D_{C1} = C_1{}'C_2{}'C_3{}'M' + C_1{}'C_2C_3M + C_1C_2C_3' + C_1C_2'M + C_1C_3M'$$

$$D_{C2} = C_2' C_3'M' + C_2 C_3'M + C_2' C_3M + C_2C_3M'$$

$$D_{C3} = C_3'$$



```
`timescale lns / lps
     module counter(M,clock,theOutput);
         input clock;
        output [2:0] theOutput;
        parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100, s5 = 3'b101, s6 = 3'b110, s7 = 3'b111;
10
        reg [2:0] present_state = 3'b000;
11
        reg [2:0] next_state;
12
13
        always@(posedge clock)
14
            present_state <= next_state;</pre>
15
16
        always@(present_state, M)
17
           begin
            case(present_state)
18
19
                s0: if(M == 0) next_state = s7;
20
                else if(M == 1) next_state = s1;
                sl: if(M == 0) next_state= s0;
21
22
                else if(M == 1) next_state= s2;
23
                s2: if(M == 0) next_state= s1;
24
                else if(M == 1) next_state= s3;
25
                s3: if(M == 0) next_state= s2;
26
                else if(M == 1) next_state= s4;
                s4: if(M == 0) next_state= s3;
27
28
                else if(M == 1) next_state= s5;
29
                s5: if(M == 0) next_state= s4;
30
                else if(M == 1) next_state= s6;
                s6: if(M == 0) next_state= s5;
31
32
                else if(M == 1) next_state= s7;
33
                 s7: if(M == 0) next_state= s6;
34
                else if(M == 1) next_state= s0;
35
             endcase
36
        end
37
38
        assign theOutput[2] = next_state[2];
39
         assign theOutput[1] = next_state[1];
         assign theOutput[0] = next_state[0];
40
41
42
   endmodule
 1
    timescale 1ns / 1ps
 3
 4
     module counter_testbench;
 5
 6
         reg [24:0] testbenchData;
 7
         integer shift_amount;
 8
         reg M , clock;
 9
          wire [2:0] theOutput;
10
11
         counter UUT (M, clock, theOutput);
12
13
         initial begin
             testbenchData = 25'b111111111100000000000111;
14
15
              shift_amount = 0;
         end
16
17
         initial begin
18
19
             clock = 0;
20
              forever begin
21
                  #20;
22
                  clock = ~clock;
23
              end
24
2.5
         always @(posedge clock) begin
26
             M = testbenchData >> shift_amount;
27
             shift_amount = shift_amount + 1;
28
          end
29
30
     endmodule
31
```



## İbrahim Burak Tanrıkulu 21827852 Şerife Ebru Yardım 21785784 BBM 233 Lab Experiment 5