Experiment 6: Serial Adder

İbrahim Burak Tanrıkulu 21827852

Şerife Ebru Yardım 21785784

CODES:

Full adder:

```
1    `timescale lns / lps
2
3
4    module full_adder(A,B,Cin,S,Cout);
5
6    input A,B,Cin;
7    output S,Cout;
8
9
10    assign #10 Cout = (A & B) | (A & Cin) | (B & Cin);
11    assign #10 S = A ^ B ^ Cin;
12
13    endmodule
```

Serial adder:

```
1 | `timescale 1ns / 1ps
     `include "shift register.v"
     `include "full adder.v"
     `include "D_ff.v"
    module serial adder(clock,control,Input,out);
        input clock, control, Input;
        output out;
10
        wire Cin;
11
12
        full adder full adder 1(out, y, Cin, Sum, Cout);
13
        shift_register addend(Input,clock,control,y);
        D ff D ff carry(control,clock,Cout,Cin);
14
15
        shift register augend(Sum,clock,control,out);
16
17
18 | endmodule
```

D flip flop:


```
'timescale lns / lps
     module D_ff(control,clock,D,Q);
         input D.control.clock;
         output reg Q;
         always @(posedge clock) begin
10
             if (control) begin
11
                 Q <= D;
12
             end
13
             else begin
14
                 Q = 0;
15
             end
16
17
     endmodule
```


Shift register:

```
`timescale 1ns / 1ps
     `include "D ff.v"
    module shift register(in,clock,control,out);
        input clock, control, in;
        wire bit1,bit2,bit3;
 8
        output out;
 9
10
        D_ff D_ff_4(control,clock,bit3,out);
        D ff D ff 3(control,clock,bit2,bit3);
11
12
        D ff D ff 2(control, clock, bit1, bit2);
13
        D_ff D_ff_1(control,clock,in,bit1);
14
15
16
    endmodule
17
```

Testbench:

```
`timescale lns / lps
      `include "serial adder.v"
     module serial_adder_tb;
6
         reg clock, control, Input;
         wire Result;
 8
 9
         serial_adder UUT(clock,control,Input,Result);
10
11
         initial begin
12
             control = 0;
13
             clock = 1:
14
                 forever #5 clock = ~clock;
15
         end
16
         //testbench not working :-(
17
         always begin
18
             #10;
19
             control = 1; Input = 1'b1; #10;
20
             control = 1; Input = 1'b1; #10;
21
             control = 1; Input = 1'b1; #10;
22
             control = 1; Input = 1'b1; #10;
23
             control = 1; Input = 1'b1; #10;
24
             control = 1; Input = 1'b0; #10;
             control = 1; Input = 1'b0; #10;
25
26
             control = 1; Input = 1'b0; #10;
27
             control = 1; Input = 1'b0;
28
             control = 1; #80;
29
             $finish;
30
         end
31
32
     endmodule
```





We can read the results after 120 ns. (yellow line in graphics)

