Verilog HDL

A Brief Introduction Fall 2019

https://web.cs.hacettepe.edu.tr/~bbm231/ https://piazza.com/hacettepe.edu.tr/fall2019/bbm231233

Outline

- Introduction
- Hardware Description Languages
- Different Levels of Abstraction
- Getting Started With Verilog
- Verilog Language Features
- Test benches and Simulation

Introduction

As digital and electronic circuit designs grew in size and complexity, capturing a large design at the gate level of abstraction with schematic-based design became

- Too complex,
- Prone to error.
- **Extremely time-consuming.**

Complex digital circuit designs require a lot more time for development, synthesis, simulation and debugging.

Solution? Computer Aided Design (CAD) tools

Based on Hardware Description Languages

Nowadays, billions of transistors per chip!

Moore's Law?

Hardware Description Language (HDL)

HDLs are specialized computer languages used to program electronic and digital logic circuits.

 High level languages with which we can specify our HW to analyze its design before actual fabrication.


Two most popular HDLs:

- Verilog
- VHDL

Other popular HDLs:

- SystemC
- SystemVerilog
- ...

Design Flow (Simplified)



Some other steps in design:


- Simulation to verify the design (at different levels)
- Formal verification
- etc.

Different Levels of Abstraction

Behavioral vs. Structural Design

Behavioral: the highest level of abstraction specifying the functionality in terms of its
behavior (e.g. Boolean equations, truth tables,
algorithms, code, etc.).
 WHAT, not HOW.


• **Structural**: a netlist specification of components and their interconnections (e.g. gates, transistors, even functional modules).



We will use both.

Example: Full Adder

Different Levels of Abstraction



Behavioral modeling:


A B Cin | Sum Cout | C

A	В	Cin	Sum	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Cout = B Cin + A Cin + A B

S = A' B' Cin + A' B Cin' + A B' Cin' + A B Cin
= A' (B' Cin + B Cin') + A (B' Cin' + B Cin)
= A' Z + A Z'
= A xor Z = A xor (B xor Cin)

In terms of Boolean expressions



```
module full_adder(x,y,cin,s,cout);
  input x,y,cin;
  output s,cout;
  wire s1,c1,c2,c3;
  xor(s1,x,y);
  xor(s,cin,s1);
  and(c1,x,y);
  and(c2,y,cin);
  and(c3,x,cin);
  or(cout,c1,c2,c3);
endmodule

with

Verilog module with

structural design

structural


struct
```

Getting Started

With Verilog

Describing a digital system as a set of modules





Module 3

Module 4

Module 4


- Modules can have interfaces to other modules (instantiation = creating a copy).
 - Modules are connected using nets.




- Simulation to verify the system (test benches)
- Synthesis to map to hardware (low-level primitives, ASIC, FPGA)

We'll be doing this.

Development Process





Operators

+ unary (sign) plus - unary (sign) minus + binary plus (add) - binary minus (subtract) * multiply / divide % modulus ** exponentiation

Examples: - (b + c) (a - b) + (c * d) (a + b) / (a - b)

a % b

Evaluates to True or False

Operators

Logical Operators:

```
logical negation & logical AND
```

logical OR

```
A B F F F T T T T
```

Examples:

```
(done && ack)
(a || b)
! (a && b)
((a > b) || (c ==0))
((a > b) &&! (b > c))
```

Operators

Relational Operators:

```
!= not equal
```

== equal

>= greater or equal

<= less or equal

> greater

< less

Examples:

```
(a != b)

((a + b) == (c - d))

((a > b) && (c < d))

(count <= 0)
```

Operate on numbers, return True or False

Operators


```
Examples:

wire a, b, c, d, f1, f2, f3, f4;

assign f1 = ~a | b;

assign f2 = (a & b) | (b & c) | (c & a);

assign f3 = a ^ b ^ c;

assign f4 = (a & ~b) | (b & c & ~d);
```




Operators

Shift Operators:

- >> shift right
- << shift left
- >>> arithmetic shift right

Examples:

```
wire [15:0] data, target;
```




Reduction, conditional, concatenation, and replication operators also available.

Verilog supports 4 value levels:

Value Level	Represents	
0	Logic O state	
1	Logic 1 state	
×	Unknown logic state	
z	High impedance state	

- All unconnected nets are set to 'z'.
- All register variables are set to 'x'.



Module - the basic unit of hardware in Verilog

- Cannot contain definitions of other modules,
- Can be instantiated within another module hierarchy of modules.



```
module module_name (list_of_ports);
  input/output declarations
  Local net declarations Temporary connections (wires)
  Parallel statements
  endmodule
```

Module 1

Module 2

Module 4


Module 4

Module example: A simple AND function

```
// A simple AND function
module simple_AND(t1, a, b);
  input a, b;
  output t1;
  assign t1 = a & b;
endmodule
Is this a structural or
  behavioral description?
  behavioral description?
```

Assign statement:


- used typically for combinational circuits.
- continuous assignment
- LHS must be "net" type var (usually "wire")
- RHS can be both "register" or "net" type





Module example 2: A 2-level combinational circuit

```
// A 2-level combinational circuit
module two_level(a, b, c, d, f);
  input a, b, c, d;
  output f;
  wire t1, t2; // intermediate lines
  assign t1 = a & b;
  assign t2 = ~(c | d);
  assign f = ~(t1 & t2);
endmodule
```



A variable can be:


wire sbar; assign sbar = ~S;

A. Net wire, wor, wand, tri, supply0, supply1, etc.

- Must be continuously driven,
- Cannot be used to store a value.
- Models connections between continuous assignments and instantiations,
- o 1-bit values by default, unless declared as vectors explicitly.
- Default value of a *net* is "Z" high impedance state.


B. Register reg, integer, real, time

- Retains the last value assigned to it,
- Usually used to represent storage elements (sometimes in combinational circuits),
- May or may not map to a HW register during synthesis.
- Default value of a reg data type is "X".



net example:

```
module use_wire(a, b, c, d, f);
   input a, b, c, d;
   output f;
   wire f; // net f declared as wire
   assign f = a & b;
   assign f = c | d;
endmodule
```



net example:

```
module use_wire(a, b, c, d, f);
  input a, b, c, d;
  output f;
  wire f; // net f declared as wire
  assign f = a & b;
  assign f = c | d;
endmodule
```


A TO SON X

Wrong design!

For these inputs, f will be indeterminate!

net example - correct design:

```
// A 2-level combinational circuit
module using_wand(a, b, c, d, f);
  input a, b, c, d;
  output f;
  wand f; // net f declared as wand
  assign f = a & b;
  assign f = c | d;
endmodule
```



Here, function realized will be $f = (A \& B) \& (C \mid D)$

net example 2:

```
module using supply wire(a, b, c, f);
    input a, b, c;
    output f;
    wire t1, t2;
    supply0 gnd;
                                    Is this a structural or
    supply1 vcc;
                                    behavioral description?
    nand G1 (t1, vcc, a, b);
    xor G2 (t2, c, gnd);
    and G3 (f, t1, t2);
endmodule
```

reg example:

Declaration explicitly specifies the size (default is 1-bit):

```
o reg x, y; // 1-bit register variables
```

- o reg [7:0] bus; // An 8-bit bus
- Treated as an unsigned number in arithmetic expressions.

For 2's comp. signed use integer data type

- **MUST** be used when modeling actual **sequential** HW, e.g. counters, shift registers, etc.
- Two types of assignments possible:

$$\circ$$
 A = B + C;

A must be a reg type var

reg example - 32-bit counter with synchronous reset:

```
module simple counter(clk, rst, count);
    input clk, rst;
    output [31:0] count;
                              Because we must have
    reg [31:0] count;
                                                                           How to fix this?
                              a reg type var at LHS
                               Otherwise: compiler error
    always @(posedge clk)
    begin
                                           occurs at the positive
                                          If 1st is high, reset.
         if(rst)
                                            edge of the next clock.
              count = 32'b0;
         else
              count = count + 1;
    end
                                                                        Any variable assigned
endmodule
```

within the always block must be of type reg.

reg example - solution: 32-bit counter with asynchronous reset:

```
module simple counter(clk, rst, count);
    input clk, rst;
    output [31:0] count;
    reg [31:0] count;
    always @(posedge clk or posedge rst)
    begin
        if(rst)
            count = 32'b0;
        else
            count = count + 1;
    end
endmodule
```

Reset occurs whenever rst goes high.

Integer example:


- General purpose register data type,
- 2's complement signed integer in arithmetic expressions,
- Default size is 32 bits.


```
wire [15:0] X, Y;
integer C;
C = X + Y;
Synthesis tool deduces that
C is 17 bits (16 bits + a carry)
```

Other register data types: real, time.

Vectors

- Both Net or reg type variables can be declared as vectors: multiple bit widths
- Specifying width with: [MSB:LSB]





Vectors

Parts of a vector can be addressed and used in an expression:

```
opcode = IR[31:26];
reg [31:0] IR;
                             reg1 = IR[25:21];
reg [5:0] opcode;
                                                  SUM = IR [25:21] + IR [20:16]
reg [4:0] reg1, reg2, reg3;
                             reg2 = IR[20:16];
                              reg3 = IR[15:11];
reg [10:0] offset;
                               offset = IR[10:0];
                   16 15
                           11 10
      26 25 21 20
31
                       reg 3
                                  offset
                regz
          regi
OPCODE
                   IR
```

Multi-dimensional arrays and memories also

possible.

Constant Values

- Sized or unsized form,
- Syntax:
 - < <size>' <base><number>
- Examples:

```
4'b0101  // 4-bit binary number 0101
1'b0  // Logic 0 (1-bit)
12'hB3C  // 12-bit number 1011 0011 1100
12'h8xF  // 12-bit number 1000 xxxx 1111
25  // signed number, in 32 bits (size not specified)
```

Parameters

- Constants with a given name,
- Size deduced from the constant value itself:

```
parameter HI = 5, L0 = 0;
parameter up = 2'b00, down = 2'b01, steady = 2'b10;
```

```
// Parameterized design:
// an N-bit counter
module counter(clk, rst, count);
    parameter N = 31;
    input clk, rst;
    output [0:N] count;
    reg [0:N] count;
    always @(negedge clk)
    begin
         if (rst)
            count = 0;
         else
            count = count + 1;
    end
endmodule
```

Predefined Logic Gates

• Can be instantiated within a module to create a structural design.

2-input AND	2-input OR	2-input EXOR
0 & 0 = 0	0 0 = 0	$0 \land 0 = 0$
0 & 1 = 0	0 1 = 1	0 ^ 1 = 1
1 & 1 = 1	1 1 = 1	1 ^ 1 = 0
1 & x = x	1 x = 1	1 ^ x = x
0 & x = 0	$0 \mid x = x$	$0 ^ x = x$
1 & z = x	$1 \mid z = x$	$1 \wedge z = x$
z & x = x	$z \mid x = x$	z ^x = x


Remember that Verilog supports 4 value levels.

List of Some Primitive Gates

```
and Gate1 (out, in1, in2);
nand Gate2 (out, in1, in2);
or Gate3 (out, in1, in2);
nor Gate4 (out, in1, in2);
xor Gate5 (out, in1, in2);
xnor Gate6 (out, in1, in2);
not Gate7 (out, in1);
```


Number of inputs can be arbitrary.

- Output ports must be connected to a *net*
- Input ports may be either net or reg type vars



A 5-input AND gate


Two Ways to Specify Connectivity During Module Instantiation




Connectivity of the signal lines between two modules can be specified in 2 ways:

- Positional Association (Implicit)
 - Parameters listed in the same order as in the original module description.
- Explicit Association
 - Parameters **explicitly** listed **in arbitrary order**.

Positional Association Example - Full Adder Using Half Adder Module



Positional Association Example - Full Adder Using Half Adder Module




```
module half_adder (Sum, Carry, A, B);
  input A, B;
  output Carry, Sum;

//structural description
  xor G1(Sum, A, B);
  and G2(Carry, A, B);
endmodule
What:
```

What is the equivalent behavioral design?

Positional Association Example - Full Adder Using Half Adder Module





```
module half_adder (Sum, Carry, A, B);
  input A, B;
  output Carry, Sum;

//structural description
  xor G1(Sum, A, B);
  and G2(Carry, A, B);
endmodule
```

```
//behavioral description
assign Sum = A ^ B;
assign Carry = A & B;
```

Positional Association Example - Full Adder Using Half Adder Module






```
module half adder (Sum, Carry, A, B);
module full adder (Sum, Cout, A, B, Cin);
    input A, B, Cin;
    output Cout, Sum;
    wire w1, w2, w3;
    half adder HA1 (w1, w2, A, B);
    half adder HA2 (Sum, w3, Cin, w1);
    or (Cout, w2, w3);
endmodule
```

Note the

port order


Explicit Association Example - Full Adder Using Half Adder Module




Less chance for errors

Combinational vs. Sequential Circuits

Combinational: The output only depends on the present input.



Sequential: The output depends on both the present input and the previous output(s) (the state of the circuit).



Combinational vs. Sequential Circuits

Sequential logic: **Blocks that have memory elements**: Flip-Flops, Latches, Finite State Machines.

- Triggered by a 'clock' event.
 - Latches are sensitive to level of the signal.
 - Flip-flops are sensitive to the transitioning of clock

Combinational constructs are not sufficient. We need new constructs:

- always
- initial

```
always @ (sensitivity list)
    statement;
```

Sequential Circuits

always @ (sensitivity list)
 statement;

Whenever the event in the sensitivity list occurs, the statement is executed.

Remember our counter example

```
module simple_counter(clk, rst, count);
  input clk, rst;
  output [31:0] count;
  reg [31:0] count;

  always @(posedge clk)
  begin
     if(rst)
     count = 32'b0;
  else
     count = count + 1;
  end
endmodule
```

Sequential Circuits

- Sequential statements are within an 'always' block,
- The sequential block is triggered with a change in the sensitivity list,
- Signals assigned within an always block must be declared as reg,
 - The values are preserved (memorized) when no change in the sensitivity list.
- We do not use 'assign' within the always block.
 - Always blocks allow powerful statements
 - if .. then .. else
 - case

Non-blocking and Blocking Statements

Non-blocking

```
always @ (a)
begin
   a <= 2'b01;
   b <= a;
// all assignments are made here
// b is not (yet) 2'b01
end</pre>
```

- Values are assigned at the end of the block.
- All assignments are made in parallel, process flow is not-blocked.

Blocking

```
always @ (a)
begin
    a = 2'b01;
// a is 2'b01
    b = a;
// b is now 2'b01 as well
end
```

Value is assigned immediately.

Blocking statements allow sequential descriptions


 Process waits until the first assignment is complete, it blocks progress.


How to Simulate Verilog Module(s)

Testbench: provides stimulus to Unit-Under-Test (UUT) to verify its functionality, captures and analyzes the outputs.


Requirements:

Inputs and outputs need to be connected to the test bench





We can choose either behavioral or structural design.



Now we need to provide stimulus and monitor the outputs - TESTBENCH

Let's choose structural design:

```
module function Y (A, B, C, D, E, F, Y);
    input A, B, C, D, E, F;
    output Y;
    wire t1, t2, t3, Y;
   //structural description
    nand G1(t1, A, B);
    and G2(t2, C, ~B, D);
    nor G3(t3, E, F);
    nand G4(Y, t1, t2, t3);
endmodule
```

TESTBENCH

```
module function Y testbench;
                                                                          Vars MUST be
                                            reg A, B, C, D, E, F;
                                                                          declared as reg
                                            wire Y;
                           Saved as
                           function Y.v
                                            function Y UUT(A, B, C, D, E, F, Y);
                     Unit Under Test
                                            initial
module function_Y (A, B, C, D, E, F, Y);
                                                begin
   input A, B, C, D, E, F;
                                                #10 A = 0; B = 0; C = 0; D = 0; E = 0; F = 0;
   output Y;
   wire t1, t2, t3, Y;
                                                #10 A = 1; B = 0; C = 1; D = 1; E = 0; F = 0;
   //structural description
                                                #10 A = 0; B = 1;
   nand G1(t1, A, B);
                                                #10 F = 1;
   and G2(t2, C, ~B, D);
                                                                             Stimulus
                                                #10 $finish;
   nor G3(t3, E, F);
   nand G4(Y, t1, t2, t3);
                                                end
endmodule
                                        endmodule
```

Results can be viewed as waveforms:



changes to a file.

We can also monitor the changes and print them to the console using \$monitor:


```
initial
          begin
           $monitor ($time, "A = %b, B = %b, C = %b, D = %b, E = %b, F = %b, Y = %b", A, B, C, D, E, F, Y);
          #10 A = 0; B = 0; C = 0; D = 0;
                                                     Tcl Console
          #10 A = 1; B = 0; C = 1; D = 1;
          #10 A = 0; B = 1;
          #10 F = 1;
                                                        # run 1000ns
                                                                        0A = x, B = x, C = x, D = x, E = x, F = x, Y = x
           #10 $finish;
                                                                       10A = 0, B = 0, C = 0, D = 0, E = 0, F = 0, Y = 1
           end
                                                                       20A = 1, B = 0, C = 1, D = 1, E = 0, F = 0, Y = 0
                                                                       30A = 0, B = 1, C = 1, D = 1, E = 0, F = 0, Y = 1
                                                                       40A = 0, B = 1, C = 1, D = 1, E = 0, F = 1, Y = 1
                                                       $finish called at time : 50 ns : File "C:/Users/selma/Google Drive/xilinx/starter project
                                                       INFO: [USF-XSim-96] XSim completed. Design snapshot 'helper module testbench behav' load
                                                       INFO: [USF-XSim-97] XSim simulation ran for 1000ns
                                                       launch simulation: Time (s): cpu = 00:00:04; elapsed = 00:00:16. Memory (MB): peak =
We can also use
$dumpfile to
                                                      Type a Tcl command here
dump variable
```

Questions?

Lab Example


Implement a 4-Bit Ripple Carry Adder in Verilog in the following steps:

- Implement a 1-Bit Full Adder using behavioral design approach. Fill in the truth table, find the corresponding functions for Sum and Carry_out, write a Verilog module, test it by writing a testbench for all possible cases.
- Implement a 4-Bit Ripple Carry Adder by instantiating your 1-Bit Full Adder module as many times as necessary. Use <u>structural</u> design approach and <u>explicit association</u>. Test it by writing an appropriate testbench.



Lab Example solution:

A	В	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1



 $sum = (A^B)^C$ Cout = AB+BC+AC

Full Adder.v module

```
module Full_Adder(
    input A,
    input B,
    input Cin,
    output S,
    output Cout
    );
    assign S = (A^B)^Cin;
    assign Cout = (A&B)|(B&Cin)|(Cin&A);
endmodule
```

Note the behavioral description

Full Adder Testbench.vmodule

```
module Full Adder Testbench;
   //inputs
    reg A, B, Cin;
   //outputs
    wire S, Cout;
    // Instantiate the Unit Under Test (UUT)
    Full Adder UUT(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
    //Provide stimulus
   initial begin
                                    Simulation results:
    // Initialize Inputs
    A = 0; B = 0; Cin = 0;
                                   Full Adder.v x Full Adder Testbench.v x Untitled 9 x
    #10 A = 0; B = 0; Cin = 1;
                                    Q H Q Q X N N ± ± + F * H
    #10 A = 0; B = 1; Cin = 0;
    #10 A = 0; B = 1; Cin = 1;
                                                      _{\rm l}0 ns
    #10 A = 1; B = 0; Cin = 0;
                                                  Value
                                    Name
    #10 A = 1; B = 0; Cin = 1;
                                     ₩ A
                                     ₩ B
    #10 A = 1; B = 1; Cin = 0;
                                     ¼ Cin
    #10 A = 1; B = 1; Cin = 1;
                                     S S
    #10 $finish;
                                     Cout
   end
```

50 ns

Four_Bit_RCA.v module

```
A3
                                                                     A2
`include "Full_Adder.v"
module Four Bit RCA(
    input [3:0] A,
    input [3:0] B,
                                                      Note the structural
    input Cin,
                                                       description and
                                                        explicit association
    output [3:0] S,
    output Cout
    wire [2:0] Carries;
    Full Adder A1(.A(A[0]),.B(B[0]),.Cin(Cin),.S(S[0]),.Cout(Carries[0]));
    Full Adder A2(.A(A[1]),.B(B[1]),.Cin(Carries[0]),.S(S[1]),.Cout(Carries[1]));
    Full Adder A3(.A(A[2]),.B(B[2]),.Cin(Carries[1]),.S(S[2]),.Cout(Carries[2]));
    Full_Adder A4(.A(A[3]),.B(B[3]),.Cin(Carries[2]),.S(S[3]),.Cout(Cout));
endmodule
```

A₃ **B**₃

A₂ B₂

A₁ B₁

Four_Bit_RCA_Testbench.vmodule

```
module Four_Bit_RCA_Testbench;
   //inputs
    reg [3:0] A, B;
    reg Cin;
   //outputs
   wire [3:0] S;
   wire Cout;
    // Instantiate the Unit Under Test (UUT)
    Four Bit RCA UUT(.A(A), .B(B), .Cin(Cin), .S(S), .Cout(Cout));
   //Provide stimulus
   initial begin
    // Initialize Inputs
   A = 4'b0000; B = 4'b0000; Cin = 0;
    #10 A = 4'b0000; B = 4'b0000; Cin = 1;
    #10 A = 4'b1100; B = 4'b0011; Cin = 0;
                                                Only some test cases.
    #10 A = 4'b1100; B = 4'b0011; Cin = 1;
                                                Why not all?
    #10 A = 4'b1110; B = 4'b0001; Cin = 1;
    #10 A = 4'b1100; B = 4'b0011; Cin = 1;
    #10 A = 4'b1111; B = 4'b0001; Cin = 0;
    #10 A = 4'b1111; B = 4'b1111; Cin = 1;
    #10 $finish;
   end
```

References

- Slides mostly based on: NPTEL Online Certification Course on Hardware Modeling Using Verilog, by Prof. Indranil Sengupta, Department of Computer Science and Engineering, Indian Institute of Technology Kharagpur - Available online at: https://www.youtube.com/playlist?list=PLUtfVcb-iqn-EkuBs3arreilxa2UKIChl
- Digital Design, M. Morris Mano and Michael D. Ciletti, Prentice Hall.
- Verilog for Sequential Circuits, Design of Digital Circuits 2014, Srdjan Capkun, Frank K. Gürkaynak.
 Available online at:
 https://syssec.ethz.ch/content/dam/ethz/special-interest/infk/inst-infsec/system-security-group-dam/education/Digitaltechnik 14/09 Verilog Sequential.pdf
- Digital VLSI Systems Design, A Design Manual for Implementation of Projects on FPGAs and ASICs
 Using Verilog, Dr. Seetharaman Ramachandran, Springer.