

Experiment 6: Serial Adder

İbrahim Burak Tanrıkulu 21827852

Şerife Ebru Yardım 21785784

CODES:

Full adder:

```
1 `timescale 1ns / 1ps
2
3
4 module full_adder(A,B,Cin,S,Cout);
5
6     input A,B,Cin;
7     output S,Cout;
8
9
10    assign #10 Cout = (A & B) | (A & Cin) | (B & Cin) ;
11    assign #10 S = A ^ B ^ Cin;
12
13 endmodule
```

Serial adder:

```
1 `timescale 1ns / 1ps
2 `include "shift_register.v"
3 `include "full_adder.v"
4 `include "D_ff.v"
5
6 module serial_adder(clock,control,Input,out);
7     input clock,control,Input;
8
9     output out;
10    wire Cin;
11
12    full_adder full_adder_1(out,y,Cin,Sum,Cout);
13    shift_register addend(Input,clock,control,y);
14    D_ff D_ff_carry(control,clock,Cout,Cin);
15    shift_register augend(Sum,clock,control,out);
16
17
18 endmodule
```

D flip flop:



```
1 `timescale 1ns / 1ps
2
3
4 module D_ff(control,clock,D,Q);
5
6     input D,control,clock;
7     output reg Q;
8
9     always @(posedge clock) begin
10         if (control) begin
11             Q <= D;
12         end
13         else begin
14             Q = 0;
15         end
16     end
17
18 endmodule
```

Shift register:

```
1 `timescale 1ns / 1ps
2 `include "D_ff.v"
3
4 module shift_register(in,clock,control,out);
5
6     input clock,control,in;
7     wire bit1,bit2,bit3;
8     output out;
9
10    D_ff D_ff_4(control,clock,bit3,out);
11    D_ff D_ff_3(control,clock,bit2,bit3);
12    D_ff D_ff_2(control,clock,bit1,bit2);
13    D_ff D_ff_1(control,clock,in,bit1);
14
15
16 endmodule
17
```

Testbench:

```
1  `timescale 1ns / 1ps
2  `include "serial_adder.v"
3
4  module serial_adder_tb;
5
6      reg clock, control, Input;
7      wire Result;
8
9      serial_adder UUT (clock, control, Input, Result);
10
11     initial begin
12         control = 0;
13         clock = 1;
14         forever #5 clock = ~clock;
15     end
16     //testbench not working :-(
17     always begin
18         #10;
19         control = 1; Input = 1'b1; #10;
20         control = 1; Input = 1'b1; #10;
21         control = 1; Input = 1'b1; #10;
22         control = 1; Input = 1'b1; #10;
23         control = 1; Input = 1'b1; #10;
24         control = 1; Input = 1'b0; #10;
25         control = 1; Input = 1'b0; #10;
26         control = 1; Input = 1'b0; #10;
27         control = 1; Input = 1'b0;
28         control = 1; #80;
29         $finish;
30     end
31
32 endmodule
```



We can read the results after 120 ns. (yellow line in graphics)

