


Workload Distribution

uhrenbaustein Sophia Sophia mode alarm mode fsm Fabian display mux Fabian mode time date Tobi mode countdown Tobi time buffer Mathias display driver Mathias



Common System Integration

- Common data format: VHDL package for all modules
- Use git to synchronize efforts
- E-Mail for discussion
- Top level module is treated like any other module


Testing strategy

- person assigned to module creates individual testbench
- test corner cases, e.g.:
 - correct behavior when alarm is ringing
 - invalid DCF77 signal
 - reset
 - continued countdown in background
- supervisor checks module and testbench after realization
- tests on actual hardware


Testing strategy

| | implement | supervise |
|--|---|---|
| uhrenbaustein mode_alarm mode_fsm display_mux mode_time_date mode_countdown display_driver time_buffer | Sophia Sophia Fabian Fabian Tobi Tobi Mathias Mathias | Fabian Fabian Tobi Tobi Mathias Mathias Sophia Sophia |


uhrenbaustein - integrate modules




uhrenbaustein - supply input signals




uhrenbaustein - supply output signals




Alarm active




Alarm time




mode_alarm overview



mode_alarm FSM:AlarmOn




mode FSM Interface




Mode _fsm Funktion

- Controls current mode
- Handles key access of modules (special case alarm ringing)
- Creates control signal for display_mux

Mode _fsm state diagram



Display MUX Interface




- forwards characters of active module
- "DCF" string and star for active alarm always from time date/alarm module


Time and Date component

```
component time date is
 port (
               in time_signals;
  current_time:
  keyboard_focus:
                  in
                      std_logic_vector(2 downto 0);
  uni:
                  in
                      universal_signals;
  keys:
                  in
                      keypad_signals;
  valid:
                  in
                      std_logic;
  character:
                 out character array 2d(3 downto 0,
                                        19 downto 0)
 );
end component;
```

Time and Date Overview




Time and Date FSM




Countdown component

```
component countdown is
 port (
  keyboard focus: in std logic vector(2 downto 0);
  uni:
                   in universal signals;
  keys:
                   in
                       keypad signals;
  character:
                 out character_array_2d(3 downto 0,
                                        19 downto 0);
                 out std_logic;
  ti_on:
  ti_beep:
                 out std_logic
 );
end component;
```


Countdown Overview




Countdown FSM




Display Timing




Display Driver Overview




Display Driver Bus FSM




Display Driver Refresh FSM



Time Buffer Circuit



Time Buffer Circuit



Time Buffer Circuit

