













SN74LVC1G18

SCES406L-JULY 2002-REVISED AUGUST 2019

SN74LVC1G18 1-of-2 Noninverting Demultiplexer With 3-State Deselected Output

Features

- Operating temperature from -40°C to +125°C
- Supports 5-V V_{CC} operation
- Inputs accept voltages to 5.5 V
- Supports down translation to V_{CC}
- Max t_{pd} of 3.4 ns at 3.3 V
- Low power consumption, 10-µA max I_{CC}
- ±24-mA Output drive at 3.3 V
- Typical V_{OLP} (output ground bounce) $<0.8 \text{ V at V}_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (output V_{OH} undershoot) >2 V at V_{CC} = 3.3 V, T_A = 25°C
- I_{off} Supports live insertion, partial-power-down mode, and back-drive protection
- Latch-up performance exceeds 100 mA Per JESD 78, Class II
- ESD protection exceeds JESD 22
 - 2000-V Human-body model (A114-A)
 - 200-V machine model (A115-A)
 - 1000-V Charged-device model (C101)

Applications

- Data center switch
- Baseband unit (BBU)
- Wi-Fi access point
- Notebook PC
- Active antenna system (AAS)
- **Appliances**
- Industrial monitor
- Coffee machine
- Wired speaker
- Vacuum robot
- Professional audio interface

3 Description

This non-inverting demultiplexer is designed for 1.65-V to 5.5-V V_{CC} operation.

The SN74LVC1G18 device is a 1-of-2 non-inverting demultiplexer with a 3-state output. This device buffers the data on input A and passes it to either output Y0 or Y1, depending on whether the state of the select (S) input is low or high, respectively.

package technology is a breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using Ioff. The Ioff circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

Device Information⁽¹⁾

| = = | | | | | | |
|-----------------|------------|-------------------|--|--|--|--|
| PART NUMBER | PACKAGE | BODY SIZE (NOM) | | | | |
| SN74LVC1G18DBVR | SOT-23 (6) | 2.90 mm × 2.80 mm | | | | |
| SN74LVC1G18DCKR | SC70 (6) | 2.00 mm × 1.10 mm | | | | |
| SN74LVC1G18DRYR | SON (6) | 1.45 mm × 1.00 mm | | | | |
| SN74LVC1G18DSFR | SON (6) | 1.00 mm × 1.00 mm | | | | |
| SN74LVC1G18YZPR | DSBGA (6) | 1.39 mm × 0.89 mm | | | | |

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic








Table of Contents

| 1 | Features 1 | 8.2 Functional Block Diagram 1 | 11 |
|---|---|--|----|
| 2 | Applications 1 | 8.3 Feature Description1 | 11 |
| 3 | Description 1 | 8.4 Device Functional Modes1 | 12 |
| 4 | Revision History2 | 9 Application and Implementation 1 | 3 |
| 5 | Pin Configuration and Functions3 | 9.1 Application Information 1 | 13 |
| 6 | Specifications5 | 9.2 Typical Application 1 | 13 |
| • | 6.1 Absolute Maximum Ratings5 | 10 Power Supply Recommendations 1 | 6 |
| | 6.2 ESD Ratings | 11 Layout 1 | 6 |
| | 6.3 Recommended Operating Conditions | 11.1 Layout Guidelines 1 | 16 |
| | 6.4 Thermal Information | 11.2 Layout Example 1 | 16 |
| | 6.5 Electrical Characteristics | 12 Device and Documentation Support 1 | 7 |
| | 6.6 Switching Characteristics, –40 to 85°C | 12.1 Documentation Support 1 | 17 |
| | 6.7 Switching Characteristics, –40 to 125°C 7 | 12.2 Receiving Notification of Documentation Updates 1 | 17 |
| | 6.8 Operating Characteristics | 12.3 Community Resources 1 | 17 |
| | 6.9 Typical Characteristics | 12.4 Trademarks1 | 17 |
| 7 | Parameter Measurement Information9 | 12.5 Electrostatic Discharge Caution 1 | 17 |
| 8 | Detailed Description | 12.6 Glossary 1 | 17 |
| • | 8.1 Overview | 13 Mechanical, Packaging, and Orderable Information1 | 17 |


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.


| Changes from Revision K (July 2012) to Revision L | hanges from Revision K (July 2012) to Revision L | | | | |
|---|--|---|--|--|--|
| Updated document to new TI data sheet format | | 1 | | | |
| Deleted Ordering Information table. | | 1 | | | |
| Updated I _{off} in Features. | | 1 | | | |
| Added Applications | | | | | |
| Added Device Information table | | 1 | | | |
| Added Operating junction temperature | | 5 | | | |
| Added Handling Ratings table | | 5 | | | |
| Added Thermal Information table. | | 6 | | | |



5 Pin Configuration and Functions



DBV and DCK Package 6-Pin SOT-23 and SC70 Top View




Not to scale. See the mechanical drawings at the end of the data sheet for package dimensions.

Pin Functions

| | PIN | | | | | | |
|-----------------|-----------------------|-----|--------|---|--|--|--|
| NAME | DBV, DCK, DRY, DSF | YZP | I/O | DESCRIPTION | | | |
| S | 1 | A1 | Input | Active output selection (LOW = Y0, HIGH = Y1) | | | |
| GND | 2 | B1 | _ | Ground | | | |
| Α | 3 | C1 | Input | Input A | | | |
| Y ₁ | 4 | C2 | Output | Output Y ₁ | | | |
| V _{CC} | 5 | B2 | _ | Positive supply | | | |
| Y ₀ | 6 | A2 | Output | Output Y ₀ | | | |



Logic Diagram (Positive Logic)





6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

| | | | MIN | MAX | UNIT |
|------------------|---|--------------------|------|-----------------------|------|
| V_{CC} | Supply voltage range | | -0.5 | 6.5 | V |
| VI | Input voltage range (2) | -0.5 | 6.5 | V | |
| Vo | Voltage range applied to any output in the high-impedance or power-or | -0.5 | 6.5 | V | |
| Vo | Voltage range applied to any output in the high or low state (2)(1) | | | V _{CC} + 0.5 | V |
| I _{IK} | Input clamp current | V _I < 0 | | -50 | mA |
| I _{OK} | Output clamp current | V _O < 0 | | -50 | mA |
| Io | Continuous output current | | | ±50 | mA |
| | Continuous current through V _{CC} or GND | | | ±100 | mA |
| TJ | Operating junction temperature | | | 150 | °C |
| T _{stg} | Storage temperature | | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|---------------|---|-------|------|
| | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | 2000 | |
| V _(ESD) | discharge | Charged device model (CDM), per JEDEC specification JESD22-C101 (2) | 1000 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CC} is provided in the Recommended Operating Conditions table.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

| on only V to 1.95 V | 1.65 1.5 | 5.5 | ., | | | |
|---------------------------------------|--|---|--|--|--|--|
| · · · · · · · · · · · · · · · · · · · | 1.5 | | | | | |
| V to 1.95 V | | | V | | | |
| V 10 1.00 V | 0.65 × V _{CC} | | | | | |
| ' to 2.7 V | 1.7 | | | | | |
| o 3.6 V | 2 | | V | | | |
| ′ to 5.5 V | 0.7 × V _{CC} | | | | | |
| V to 1.95 V | | 0.35 × V _{CC} | | | | |
| ' to 2.7 V | | 0.7 | ., | | | |
| o 3.6 V | | 0.8 | V | | | |
| ' to 5.5 V | | 0.3 × V _{CC} | | | | |
| | 0 | 5.5 | V | | | |
| | 0 | V _{CC} | V | | | |
| V | | -4 | | | | |
| 1 | | -8 | | | | |
| V _{CC} = 3 V | | -16 | mA | | | |
| | | -24 | | | | |
| 1 | | -32 | | | | |
| V | | 4 | | | | |
| | | 8 | | | | |
| | | 16 | mA | | | |
| | 24 | | | | | |
| V _{CC} = 4.5 V | | | | | | |
| ' ± 0.15 V, 2.5 V ± 0.2 V | | 20 | | | | |
| | | 10 | ns/V | | | |
| | | 5 | | | | |
| | -40 | 125 | °C | | | |
| | to 3.6 V / to 5.5 V V to 1.95 V / to 2.7 V to 3.6 V / to 5.5 V | 10 3.6 V 2 / to 5.5 V 0.7 × V _{CC} V to 1.95 V / to 2.7 V 10 3.6 V / to 5.5 V 0 0 0 V // // // // // // // // // // // // / | 10 3.6 V 1/ to 5.5 V 1/ to 5.5 V 1/ to 1.95 V 1/ to 2.7 V 1/ to 3.6 V 1/ to 5.5 V 1/ to 5. | | | |

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

6.4 Thermal Information

| V. T 11 | iorinar imorination | | | | | | | | |
|----------------------|--|-------------|--------|--------|--------|--------|------|--|--|
| | | SN74LVC1G18 | | | | | | | |
| | THERMAL METRIC ⁽¹⁾ | DBV | DCK | DRY | DSF | YZP | UNIT | | |
| | | 6 PINS | 6 PINS | 6 PINS | 6 PINS | 6 PINS | | | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 236.1 | 278.7 | 306.7 | 300.3 | 123.8 | °C/W | | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 174.0 | 217.8 | 207.2 | 183.5 | 1.4 | °C/W | | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 111.5 | 124.6 | 181.1 | 170.7 | 38.9 | °C/W | | |
| ΨЈТ | Junction-to-top characterization parameter | 93.5 | 105.2 | 49.9 | 24.2 | 0.5 | °C/W | | |
| ΨЈВ | Junction-to-board characterization parameter | 111.2 | 124.1 | 180.3 | 170.2 | 38.9 | °C/W | | |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | N/A | N/A | N/A | N/A | °C/W | | |

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| | | | -4 | 0 to 85°C | -4 | 0 to 125°C | |
|------------------|--|--------------------|-----------------------|------------------------|-----------------------|------------------------|------|
| PARAMETE R | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ MAX | MIN | TYP ⁽¹⁾ MAX | UNIT |
| | I _{OH} = -100 μA | 1.65 V to 5.5 V | V _{CC} – 0.1 | | V _{CC} – 0.1 | | |
| | $I_{OH} = -4 \text{ mA}$ | 1.65 V | 1.2 | | 1.2 | | |
| V_{OH} | $I_{OH} = -8 \text{ mA}$ | 2.3 V | 1.9 | | 1.9 | | V |
| 0 | I _{OH} = -16 mA | 2.1/ | 2.4 | | 2.4 | | |
| | I _{OH} = -24 mA | 3 V | 2.3 | | 2.3 | | |
| | I _{OH} = -32 mA | 4.5 V | 3.8 | | 3.8 | | |
| | I _{OL} = 100 μA | 1.65 V to 5.5 V | | 0. | 1 | 0.1 | |
| V_{OL} | I _{OL} = 4 mA | 1.65 V | | 0.4 | 5 | 0.45 | |
| | I _{OL} = 8 mA | 2.3 V | | 0.3 | 3 | 0.3 | V |
| 02 | I _{OL} = 16 mA | 3 V | | 0.4 | 4 | 0.4 | |
| | I _{OL} = 24 mA | 3 V | | 0.5 | 5 | 0.55 | |
| | I _{OL} = 32 mA | 4.5 V | | 0.5 | 5 | 0.55 | |
| l _l | V _I = 5.5 V or GND | 0 to 5.5 V | | ± | 5 | ±5 | μΑ |
| I _{off} | V_I or $V_O = 5.5 \text{ V}$ | 0 | | ±10 |) | ±10 | μA |
| l _{OZ} | V _O = 0 to 5.5 V | 3.6 V | | 10 | 0 | 10 | μA |
| I _{CC} | $V_{I} = 5.5 \text{ V or GND}, I_{O} = 0$ | 1.65 V to 5.5 V | | 10 | 0 | 10 | μА |
| ΔI_{CC} | $ \begin{array}{cccc} \text{One input at} & \text{Other inputs at V}_{\text{CC}} \text{ or} \\ \text{V}_{\text{CC}} - 0.6 \text{ V}, & \text{GND} \\ \end{array} $ | 3 V to 5.5 V | | 500 | 0 | 500 | μА |
| C _I | V _I = V _{CC} or GND | 3.3 V | | 4 | | 4 | pF |
| Co | V _O = V _{CC} or GND | 3.3 V | | 6 | | 6 | pF |

⁽¹⁾ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

6.6 Switching Characteristics, -40 to 85°C

 $T_A = -40$ to 85°C, $C_L = 30$ pF or 50 pF (unless otherwise noted) (see *Parameter Measurement Information*)

| PARA METER | FROM (INPUT) | TO (OUTPUT) | CONDITION | V _{CC} = ± 0.1 | | V _{CC} = ± 0. | | V _{CC} = ± 0. | | V _{CC} = ± 0. | | UNIT |
|------------------|-----------------|----------------|---|-------------------------|------|------------------------|-----|------------------------|-----|------------------------|-----|------|
| WEIER | (INPOT) | (001701) | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| | А | Υ | C _L = 15 pF | 2.3 | 8.4 | 1.1 | 4.2 | 1.1 | 3.4 | 0.8 | 2.7 | ns |
| t _{pd} | | | $C_L = 30 \text{ pF or } 50 \text{ pF}$ | 3.5 | 9.3 | 1.7 | 5 | 1.5 | 4.2 | 0.7 | 3.2 | ns |
| t _{en} | S | Υ | $C_L = 30 \text{ pF or } 50 \text{ pF}$ | 3.6 | 10.2 | 1.7 | 5.6 | 1.5 | 4.6 | 0.9 | 3.4 | ns |
| t _{dis} | S | Y | $C_L = 30 \text{ pF or } 50 \text{ pF}$ | 1.9 | 12.7 | 1 | 5.3 | 1.1 | 4.9 | 0.5 | 3.3 | ns |

6.7 Switching Characteristics, -40 to 125°C

over recommended operating free-air temperature range, $C_L = 30 \text{ pF}$ or 50 pF (unless otherwise noted) (see *Parameter Measurement Information*)

| PARA METER | FROM (INPUT) | TO (OUTPUT) | CONDITION | V _{CC} = 1 ± 0.1 | 5 V | ± 0. | | ± 0. | - | V _{CC} = ± 0.5 | 5 V | UNIT |
|------------------|-----------------|----------------|---|------------------------------|------|------|-----|------|-----|-------------------------|-------|------|
| | | | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | N MAX | |
| t _{pd} | Α | Υ | $C_L = 30 \text{ pF or } 50 \text{ pF}$ | 3.5 | 9.8 | 1.7 | 5.5 | 1.5 | 4.7 | 0.7 | 3.7 | ns |
| t _{en} | S | Υ | $C_L = 30 \text{ pF or } 50 \text{ pF}$ | 3.6 | 11.2 | 1.7 | 6.6 | 1.5 | 6.1 | 0.9 | 4.9 | ns |
| t _{dis} | S | Υ | C _L = 30 pF or 50 pF | 1.9 | 13.7 | 1 | 6.3 | 1.1 | 6.4 | 0.5 | 4.8 | ns |



6.8 Operating Characteristics

 $T_A = 25$ °C

| | PARAMETER | TEST | V _{CC} = 1.8 V | V _{CC} = 2.5 V | V _{CC} = 3.3 V | V _{CC} = 5 V | UNIT |
|-----------|-------------------------------|------------|-------------------------|-------------------------|-------------------------|-----------------------|------|
| PARAMETER | | CONDITIONS | TYP | TYP | TYP | TYP | UNII |
| C_{pd} | Power dissipation capacitance | f = 10 MHz | 17 | 17 | 18 | 21 | pF |

6.9 Typical Characteristics

T_A = 25°C; Simulated data




Figure 1. Typical low-level output voltage at common supply values and currents





Figure 2. Typical high-level output voltage at common supply values and currents

Submit Documentation Feedback

Copyright © 2002–2019, Texas Instruments Incorporated




7 Parameter Measurement Information



| TEST | S1 |
|------------------------------------|--------------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

| ., | INI | PUTS | ., | ., | | В | ., |
|-----------------|-----------------|---------|--------------------|--------------------------|----------------|----------------|----------------|
| V _{cc} | V, | t,/t, | V _M | V _{LOAD} | C _∟ | R _L | V _A |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 M Ω | 0.15 V |
| 2.5 V ± 0.2 V | V_{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 M Ω | 0.15 V |
| 3.3 V ± 0.3 V | 3 V | ≤2.5 ns | 1.5 V | 6 V | 15 pF | 1 M Ω | 0.3 V |
| 5 V ± 0.5 V | V_{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 15 pF | 1 M Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.


- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{\odot} = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. $\,t_{\mbox{\tiny PZL}}$ and $t_{\mbox{\tiny PZH}}$ are the same as $t_{\mbox{\tiny en}}.$
- G. t_{PLH} and t_{PHL} are the same as t_{rad} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




Parameter Measurement Information (continued)



| TEST | S1 |
|------------------------------------|-------------------|
| t _{PLH} /t _{PHL} | Open |
| t _{PLZ} /t _{PZL} | V _{LOAD} |
| t _{PHZ} /t _{PZH} | GND |

LOAD CIRCUIT

| | | PUTS | | V | | - | ., |
|-------------------------------------|-----------------|---------|--------------------|--------------------------|----------------|----------------|----------------------------------|
| V _{cc} | V, | t,/t, | V _M | V _{LOAD} | C _L | R _⊾ | $V_{\scriptscriptstyle{\Delta}}$ |
| 1.8 V ± 0.15 V | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 1 k Ω | 0.15 V |
| $2.5~\textrm{V}~\pm~0.2~\textrm{V}$ | V _{cc} | ≤2 ns | V _{cc} /2 | 2 × V _{cc} | 30 pF | 500 Ω | 0.15 V |
| $3.3 \text{ V} \pm 0.3 \text{ V}$ | 3 V | ≤2.5 ns | 1.5 V | 6 V | 50 pF | 500 Ω | 0.3 V |
| 5 V ± 0.5 V | V _{cc} | ≤2.5 ns | V _{cc} /2 | 2 × V _{cc} | 50 pF | 500 Ω | 0.3 V |



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \,\Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mbox{\tiny PLZ}}$ and $\dot{t}_{\mbox{\tiny PHZ}}$ are the same as $t_{\mbox{\tiny dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Submit Documentation Feedback




8 Detailed Description

8.1 Overview

This device contains one independent 1-of-2 noninverting demultiplexer with high-impedance outputs when disabled.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Balanced CMOS 3-State Outputs

A balanced output allows the device to sink and source similar currents. The drive capability of this device may create fast edges into light loads so routing and load conditions should be considered to prevent ringing. Additionally, the outputs of this device are capable of driving larger currents than the device can sustain without being damaged. It is important for the output power of the device to be limited to avoid damage due to overcurrent. The electrical and thermal limits defined in the *Absolute Maximum Ratings* must be followed at all times.

3-State outputs can be placed into a high-impedance state. In this state, the output will neither source nor sink current, and leakage current is defined by the I_{OZ} specification in the *Electrical Characteristics*. A pull-up or pull-down resistor can be used to ensure that the output remains HIGH or LOW, respectively, during the high-impedance state.

8.3.2 Partial Power Down (Ioff)

The inputs and outputs for this device enter a high-impedance state when the device is powered down, inhibiting current backflow into the device. The maximum leakage into or out of any input or output pin on the device is specified by I_{off} in the *Electrical Characteristics*.

8.3.3 Standard CMOS Inputs

Standard CMOS inputs are high impedance and are typically modeled as a resistor in parallel with the input capacitance given in the *Electrical Characteristics*. The worst case resistance is calculated with the maximum input voltage, given in the *Absolute Maximum Ratings*, and the maximum input leakage current, given in the *Electrical Characteristics*, using ohm's law $(R = V \div I)$.

Signals applied to the inputs need to have fast edge rates, as defined by $\Delta t/\Delta v$ in the *Recommended Operating Conditions* to avoid excessive current consumption and oscillations. If a slow or noisy input signal is required, a device with a Schmitt-trigger input should be used to condition the input signal prior to the standard CMOS input.

8.3.4 Over-voltage Tolerant Inputs

Input signals to this device can be driven above the supply voltage so long as they remain below the maximum input voltage value specified in the *Recommended Operating Conditions*.

8.3.5 Clamp Diode Structure

The inputs and outputs to this device have negative clamping diodes only as depicted in Figure 5.



Feature Description (continued)

CAUTION

Voltages beyond the values specified in the *Absolute Maximum Ratings* table can cause damage to the device. The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.




Figure 5. Electrical Placement of Clamping Diodes for Each Input and Output

8.4 Device Functional Modes

Table 1. Function Table

| INP | UTS | OUTPUTS | | | | |
|-----|-----|---------|----|--|--|--|
| S | Α | Y0 | Y1 | | | |
| L | L | L | Z | | | |
| L | Н | Н | Z | | | |
| Н | L | Z | L | | | |
| Н | Н | Z | Н | | | |

Submit Documentation Feedback



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The SN74LVC1G18 can be used to select between controlling two analog switches. In this use case, pull-down resistors are connected to both outputs of the SN74LVC1G18 to ensure that a valid state is available for the inputs to the switches at all times. This defaults the switches into the "off" state to prevent unwanted data transmission.

9.2 Typical Application




Figure 6. Typical application block diagram

9.2.1 Design Requirements

- Each analog switch must be controlled by the system controller, but only when the other switch is disabled.
- When the input S is low, the Y₀ output is selected and the Y₁ output is in the high impedance state
- When the input S is high, the Y₁ output is selected and the Y₀ output is in the high impedance state
- When the input A is high, the selected analog switch must be closed
- When the input A is low, the selected analog switch must be open

9.2.1.1 Power Considerations

Ensure the desired supply voltage is within the range specified in the *Recommended Operating Conditions*. The supply voltage sets the device's electrical characteristics as described in the *Electrical Characteristics*.

The supply must be capable of sourcing current equal to the total current to be sourced by all outputs of the SN74LVC1G18 plus the maximum supply current, I_{CC} , listed in the *Electrical Characteristics*. The logic device can only source or sink as much current as it is provided at the supply and ground pins, respectively. Be sure not to exceed the maximum total current through GND or V_{CC} listed in the *Absolute Maximum Ratings*.

The SN74LVC1G18 can drive a load with a total capacitance less than or equal to 50 pF connected to a high-impedance CMOS input while still meeting all of the datasheet specifications. Larger capacitive loads can be applied, however it is not recommended to exceed 70 pF.

Copyright © 2002–2019, Texas Instruments Incorporated

Submit Documentation Feedback



Typical Application (continued)

Total power consumption can be calculated using the information provided in CMOS Power Consumption and $C_{\rm nd}$ Calculation.

Thermal increase can be calculated using the information provided in *Thermal Characteristics of Standard Linear and Logic (SLL) Packages and Devices*.

CAUTION

The maximum junction temperature, $T_J(max)$ listed in the *Absolute Maximum Ratings*, is an *additional limitation* to prevent damage to the device. Do not violate any values listed in the *Absolute Maximum Ratings*. These limits are provided to prevent damage to the device.

9.2.1.2 Input Considerations

Unused inputs must be terminated to either V_{CC} or ground. These can be directly terminated if the input is completely unused, or they can be connected with a pull-up or pull-down resistor if the input is to be used sometimes, but not always. A pull-up resistor is used for a default state of HIGH, and a pull-down resistor is used for a default state of LOW. The resistor size is limited by drive current of the controller, leakage current into the SN74LVC1G18, as specified in the *Electrical Characteristics*, and the desired input transition rate. A 10-k Ω resistor value is often used due to these factors.

The SN74LVC1G18 has standard CMOS inputs, so input signal edge rates cannot be slow. Slow input edge rates can cause oscillations and damaging shoot-through current. The recommended rates are defined in the *Recommended Operating Conditions*.

Refer to the Feature Description for additional information regarding the inputs for this device.

9.2.1.3 Output Considerations

The positive supply voltage is used to produce the output HIGH voltage. Drawing current from the output will decrease the output voltage as specified by the V_{OH} specification in the *Electrical Characteristics*. Similarly, the ground voltage is used to produce the output LOW voltage. Sinking current into the output will increase the output voltage as specified by the V_{OL} specification in the *Electrical Characteristics*. The plots in the *Typical Characteristics* provide a relationship between output voltage and current for this device.

Unused outputs can be left floating.

Refer to Feature Description for additional information regarding the outputs for this device.

9.2.2 Detailed Design Procedure

- 1. Add a decoupling capacitor from V_{CC} to GND. The capacitor needs to be placed physically close to the device and electrically close to both the V_{CC} and GND pins. An example layout is shown in the *Layout*.
- 2. Ensure the capacitive load at the output is ≤ 70 pF. This is not a hard limit, however it will ensure optimal performance. This can be accomplished by providing short, appropriately sized traces from the SN74LVC1G18 to the receiving device.
- 3. Ensure the resistive load at the output is larger than $(V_{CC} / 25 \text{ mA}) \Omega$. This will ensure that the maximum output current from the *Absolute Maximum Ratings* is not violated. Most CMOS inputs have a resistive load measured in megohms; much larger than the minimum calculated above.
- 4. Thermal issues are rarely a concern for logic gates, however the power consumption and thermal increase can be calculated using the steps provided in the application report, CMOS Power Consumption and Cpd Calculation

Submit Documentation Feedback

Copyright © 2002–2019, Texas Instruments Incorporated



Typical Application (continued)

9.2.3 Application Curves




Figure 7. Simulated application transient response



10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. A 0.1- μ F capacitor is recommended for this device. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. The 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results, as shown in Figure 8.

11 Layout

11.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or V_{CC} , whichever makes more sense for the logic function or is more convenient.

11.2 Layout Example




Figure 8. Example layout for the SN74LVC1G18

Submit Documentation Feedback



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following:

- Implications of Slow or Floating CMOS Inputs
- CMOS Power Consumption and C_{pd} Calculation
- Understanding and Interpreting Standard-Logic Data Sheets

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 Trademarks

NanoFree, E2E are trademarks of Texas Instruments.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 29-Sep-2021

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|-------------------------------|---------|
| SN74LVC1G18DBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C185, C18R) | Samples |
| SN74LVC1G18DBVRG4 | ACTIVE | SOT-23 | DBV | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | (C185, C18R) | Samples |
| SN74LVC1G18DCKR | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU SN | Level-1-260C-UNLIM | -40 to 125 | (CJ5, CJF, CJJ, CJ K, CJR) | Samples |
| SN74LVC1G18DCKRE4 | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CJ5 | Samples |
| SN74LVC1G18DCKRG4 | ACTIVE | SC70 | DCK | 6 | 3000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CJ5 | Samples |
| SN74LVC1G18DRYR | ACTIVE | SON | DRY | 6 | 5000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CJ | Samples |
| SN74LVC1G18DSFR | ACTIVE | SON | DSF | 6 | 5000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | CJ | Samples |
| SN74LVC1G18YZPR | ACTIVE | DSBGA | YZP | 6 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -40 to 85 | CJN | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

www.ti.com 29-Sep-2021

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 7-Jun-2024

TAPE AND REEL INFORMATION





| A0 | Dimension designed to accommodate the component width |
|----|---|
| В0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|---|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN74LVC1G18DBVR | SOT-23 | DBV | 6 | 3000 | 178.0 | 9.2 | 3.3 | 3.23 | 1.55 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.23 | 3.17 | 1.37 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 178.0 | 9.0 | 2.4 | 2.5 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 8.4 | 2.41 | 2.41 | 1.2 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DCKRG4 | SC70 | DCK | 6 | 3000 | 178.0 | 9.2 | 2.4 | 2.4 | 1.22 | 4.0 | 8.0 | Q3 |
| SN74LVC1G18DRYR | SON | DRY | 6 | 5000 | 180.0 | 9.5 | 1.15 | 1.6 | 0.75 | 4.0 | 8.0 | Q1 |
| SN74LVC1G18DSFR | SON | DSF | 6 | 5000 | 180.0 | 9.5 | 1.16 | 1.16 | 0.5 | 4.0 | 8.0 | Q2 |
| SN74LVC1G18YZPR | DSBGA | YZP | 6 | 3000 | 178.0 | 9.2 | 1.02 | 1.52 | 0.63 | 4.0 | 8.0 | Q1 |




www.ti.com 7-Jun-2024



*All dimensions are nominal

| All difficultions are nominal | | | | | | | |
|-------------------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| SN74LVC1G18DBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G18DBVR | SOT-23 | DBV | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 202.0 | 201.0 | 28.0 |
| SN74LVC1G18DCKR | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G18DCKRG4 | SC70 | DCK | 6 | 3000 | 180.0 | 180.0 | 18.0 |
| SN74LVC1G18DRYR | SON | DRY | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G18DSFR | SON | DSF | 6 | 5000 | 184.0 | 184.0 | 19.0 |
| SN74LVC1G18YZPR | DSBGA | YZP | 6 | 3000 | 220.0 | 220.0 | 35.0 |





NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- 5. Refernce JEDEC MO-178.






NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





DIE SIZE BALL GRID ARRAY



NOTES:

NanoFree Is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. NanoFree[™] package configuration.



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
 For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.







NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

 4. Falls within JEDEC MO-203 variation AB.






NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.





Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.









NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.





NOTES: (continued)

3. For more information, see QFN/SON PCB application report in literature No. SLUA271 (www.ti.com/lit/slua271).





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.







NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. Reference JEDEC registration MO-287, variation X2AAF.





NOTES: (continued)

4. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).





4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2024, Texas Instruments Incorporated