64 M EDO DRAM (16-Mword × 4-bit) 8 k Refresh/4 k Refresh

# **HITACHI**

ADE-203-1056B (Z) Rev. 2.0 Nov. 30, 1999

### **Description**

The Hitachi HM5164405F Series, HM5165405F Series are 64M-bit dynamic RAMs organized as 16,777,216-word × 4-bit. They have realized high performance and low power by employing CMOS process technology. HM5164405F Series, HM5165405F Series offer Extended Data Out (EDO) Page Mode as a high speed access mode. They have the package variation of standard 32-pin plastic SOJ and standard 32-pin plastic TSOPII.

#### **Features**

• Single 3.3 V supply:  $3.3 \text{ V} \pm 0.3 \text{ V}$ 

• Access time: 50 ns/60 ns (max)

· Power dissipation

— Active: 396 mW/360 mW (max) (HM5164405F Series)

: 468 mW/396 mW (max) (HM5165405F Series)

— Standby: 1.8 mW (max) (CMOS interface)

: 1.1 mW (max) (L-version)

- EDO page mode capability
- Refresh cycles
  - RAS-only refresh

8192 cycles/64 ms (HM5164405F, HM5164405FL)

4096 cycles /64 ms (HM5165405F, HM5165405FL)

- CBR/Hidden refresh

4096 cycles /64 ms (HM5164405F, HM5164405FL, HM5165405F, HM5165405FL)




- 4 variations of refresh
  - RAS-only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh
  - Hidden refresh
  - Self refresh (L-version)
- Battery backup operation (L-version)

# **Ordering Information**

| Type No.                           | Access time    | Package                                      |
|------------------------------------|----------------|--|
| HM5164405FJ-5<br>HM5164405FJ-6     | 50 ns<br>60 ns | 400-mil 32-pin plastic SOJ<br>(CP-32DC)      |
| HM5164405FLJ-5<br>HM5164405FLJ-6   | 50 ns<br>60 ns |  |
| HM5165405FJ-5<br>HM5165405FJ-6     | 50 ns<br>60 ns |  |
| HM5165405FLJ-5<br>HM5165405FLJ-6   | 50 ns<br>60 ns |  |
| HM5164405FTT-5<br>HM5164405FTT-6   | 50 ns<br>60 ns | 400-mil 32-pin plastic TSOP II<br>(TTP-32DC) |
| HM5164405FLTT-5<br>HM5164405FLTT-6 | 50 ns<br>60 ns |  |
| HM5165405FTT-5<br>HM5165405FTT-6   | 50 ns<br>60 ns |  |
| HM5165405FLTT-5<br>HM5165405FLTT-6 | 50 ns<br>60 ns |  |


### Pin Arrangement (HM5164405F Series)



# **Pin Description**

| Pin name        | Function   |
|-----------------|--|
| A0 to A12       | Address input  — Row/Refresh address A0 to A12  — Column address A0 to A10 |
| I/O0 to I/O3    | Data input/output  |
| RAS             | Row address strobe   |
| CAS             | Column address strobe  |
| WE              | Write enable   |
| ŌĒ              | Output enable  |
| V <sub>cc</sub> | Power supply   |
| V <sub>SS</sub> | Ground   |
| NC              | No connection  |


### Pin Arrangement (HM5165405F Series)




### **Pin Description**

| Pin name        | Function   |
|-----------------|--|
| A0 to A11       | Address input  — Row/Refresh address A0 to A11  — Column address A0 to A11 |
| I/O0 to I/O3    | Data input/output  |
| RAS             | Row address strobe   |
| CAS             | Column address strobe  |
| WE              | Write enable   |
| ŌE              | Output enable  |
| V <sub>cc</sub> | Power supply   |
| V <sub>ss</sub> | Ground   |
| NC              | No connection  |

### **Block Diagram** (HM5164405F Series)



### **Block Diagram** (HM5165405F Series)



#### **Operation Table**

| RAS    | CAS | WE     | OE     | I/O 0 to I/O 3 | Operation  |
|--------|-----|--------|--------|----------------|--|
| Н      | ×   | ×      | ×      | High-Z         | Standby  |
| L      | L   | Н      | L      | Dout           | Read cycle   |
| L      | L   | L*2    | ×      | Din            | Early write cycle  |
| L      | L   | L*2    | Н      | Din            | Delayed write cycle  |
| L      | L   | H to L | L to H | Dout/Din       | Read-modify-write cycle  |
| L      | Н   | ×      | ×      | High-Z         | RAS-only refresh cycle   |
| H to L | L   | Н      | X      | High-Z         | CAS-before-RAS refresh cycle or Self refresh cycle (L-version) |
| L      | L   | Н      | Н      | High-Z         | Read cycle (Output disabled)                                   |

Notes: 1. H:  $V_{IH}$  (inactive), L:  $V_{IL}$  (active),  $\times$ :  $V_{IH}$  or  $V_{IL}$ 

 $\begin{array}{ll} \text{2.} & t_{\text{WCS}} \geq 0 \text{ ns: Early write cycle} \\ & t_{\text{WCS}} < 0 \text{ ns: Delayed write cycle} \\ \end{array}$ 

### **Absolute Maximum Ratings**

| Parameter  | Symbol         | Value  | Unit |
|--|----------------|--|------|
| Terminal voltage on any pin relative to $V_{\rm ss}$ | V <sub>T</sub> | $-0.5$ to $V_{CC}$ + 0.5 ( $\leq$ 4.6 V (max)) | V    |
| Power supply voltage relative to V <sub>ss</sub>     | $V_{cc}$       | -0.5 to +4.6                                   | V    |
| Short circuit output current                         | lout           | 50   | mA   |
| Power dissipation                                    | P <sub>T</sub> | 1.0  | W    |
| Storage temperature                                  | Tstg           | -55 to +125                                    | °C   |

### **DC Operating Conditions**

| Parameter                 | Symbol          | Min  | Тур | Max                   | Unit | Notes |
|---------------------------|-----------------|------|-----|-----------------------|------|-------|
| Supply voltage            | V <sub>cc</sub> | 3.0  | 3.3 | 3.6                   | V    | 1, 2  |
|                           | V <sub>SS</sub> | 0    | 0   | 0                     | V    | 2     |
| Input high voltage        | V <sub>IH</sub> | 2.0  | _   | V <sub>cc</sub> + 0.3 | V    | 1     |
| Input low voltage         | $V_{IL}$        | -0.3 | _   | 8.0                   | V    | 1     |
| Ambient temperature range | Та              | 0    | _   | 70                    | °C   |       |

Notes: 1. All voltage referred to V<sub>SS</sub>.

2. The supply voltage with all  $V_{cc}$  pins must be on the same level. The supply voltage with all  $V_{ss}$  pins must be on the same level.

#### **DC Characteristics** (HM5164405F Series)

|  | НΝ | 151 | 644 | 05F |
|--|----|-----|-----|-----|
|--|----|-----|-----|-----|

|   |                   | -5         |                 | -6         |                 |      |  |  |  |
|---|-------------------|------------|-----------------|------------|-----------------|------|--|--|--|
| Parameter   | Symbol            | Min        | Max             | Min        | Max             | Unit | Test conditions  |  |  |
| Operating current*1, *2   | I <sub>CC1</sub>  | _          | 110             | _          | 100             | mA   | t <sub>RC</sub> = min  |  |  |
| Standby current   | I <sub>CC2</sub>  | _          | 2               | _          | 2               | mA   | TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z   |  |  |
|   |                   | _          | 0.5             | _          | 0.5             | mA   | $\frac{\text{CMOS interface}}{\text{RAS}, \overline{\text{CAS}}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$ |  |  |
| Standby current (L-version)                                     | I <sub>CC2</sub>  | _          | 300             | _          | 300             | μΑ   | $\frac{\text{CMOS interface}}{\text{RAS}, \overline{\text{CAS}}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$ |  |  |
| RAS-only refresh current*2                                      | I <sub>CC3</sub>  | _          | 110             | _          | 100             | mA   | t <sub>RC</sub> = min  |  |  |
| Standby current*1   | I <sub>CC5</sub>  | _          | 5               | _          | 5               | mA   | RAS = V <sub>IH</sub> , CAS = V <sub>IL</sub><br>Dout = enable   |  |  |
| CAS-before-RAS refresh current                                  | I <sub>CC6</sub>  | _          | 110             | _          | 100             | mA   | t <sub>RC</sub> = min  |  |  |
| EDO page mode current*1, *3                                     | I <sub>CC7</sub>  | _          | 110             | _          | 100             | mA   | $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycle, $t_{HPC} = t_{HPC}$ min  |  |  |
| Battery backup current*4 (Standby with CBR refresh) (L-version) | I <sub>CC10</sub> | _          | 1.2             | _          | 1.2             | mA   | CMOS interface Dout = High-Z CBR refresh: $t_{RC}$ = 15.6 $\mu s$ $t_{RAS} \le 0.3 \ \mu s$  |  |  |
| Self refresh mode current (L-version)                           | I <sub>CC11</sub> | _          | 500             | _          | 500             | μΑ   | $\frac{\text{CMOS interface}}{\text{RAS}, \overline{\text{CAS}}} \leq 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$                       |  |  |
| Input leakage current   | I <sub>LI</sub>   | <b>-</b> 5 | 5               | <b>–</b> 5 | 5               | μΑ   | $0 \text{ V} \leq \text{Vin} \leq \text{V}_{\text{CC}} + 0.3 \text{ V}$  |  |  |
| Output leakage current  | I <sub>LO</sub>   | <b>-</b> 5 | 5               | <b>-</b> 5 | 5               | μΑ   | 0 V ≤ Vout ≤ V <sub>cc</sub><br>Dout = disable   |  |  |
| Output high voltage   | V <sub>OH</sub>   | 2.4        | V <sub>cc</sub> | 2.4        | V <sub>cc</sub> | V    | High lout = −2 mA  |  |  |
| Output low voltage  | V <sub>OL</sub>   | 0          | 0.4             | 0          | 0.4             | V    | Low lout = 2 mA  |  |  |

Notes: 1.  $I_{cc}$  depends on output load condition when the device is selected.  $I_{cc}$  max is specified at the output open condition.

<sup>2.</sup> Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .

<sup>3.</sup> Measured with one sequential address change per EDO cycle,  $t_{\mbox{\tiny HPC}}.$ 

 $<sup>4. \</sup>quad V_{\text{IH}} \geq V_{\text{CC}} - 0.2 \text{ V, } 0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V.}$ 

### **DC Characteristics** (HM5165405F Series)

**Parameter** 

|        | -5  |     | -6  |     |      |   |
|--------|-----|-----|-----|-----|------|---|
| Symbol | Min | Max | Min | Max | Unit | Test conditions   |
| CC1    | _   | 130 | _   | 110 | mA   | t <sub>RC</sub> = min   |
| CC2    | _   | 2   | _   | 2   | mA   | TTL interface $\overline{RAS}, \overline{CAS} = V_{IH}$ $Dout = High-Z$ |
|        | _   | 0.5 | _   | 0.5 | mA   | CMOS interface  |

| Operating current*1, *2   | $I_{CC1}$         | _          | 130      | _          | 110             | mA | $t_{RC} = min$   |
|---|-------------------|------------|----------|------------|-----------------|----|--|
| Standby current   | I <sub>CC2</sub>  | _          | 2        | _          | 2               | mA | TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z   |
|   |                   | _          | 0.5      | _          | 0.5             | mA | $\frac{\text{CMOS interface}}{\text{RAS}, \overline{\text{CAS}}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$ |
| Standby current (L-version)   | I <sub>CC2</sub>  | _          | 300      | _          | 300             | μΑ |  |
| RAS-only refresh current*2  | I <sub>CC3</sub>  | _          | 130      | _          | 110             | mA | t <sub>RC</sub> = min  |
| Standby current*1   | I <sub>CC5</sub>  | _          | 5        | _          | 5               | mA | $\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$<br>Dout = enable  |
| CAS-before-RAS refresh current  | I <sub>CC6</sub>  | _          | 130      | _          | 110             | mA | t <sub>RC</sub> = min  |
| EDO page mode current*1, *3   | I <sub>CC7</sub>  | _          | 110      | _          | 100             | mA | $\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycle,<br>$t_{HPC} = t_{HPC}$ min   |
| Battery backup current*4<br>(Standby with CBR refresh)<br>(L-version) | I <sub>CC10</sub> | _          | 1.2      | _          | 1.2             | mA | CMOS interface Dout = High-Z CBR refresh: $t_{RC}$ = 15.6 $\mu s$ $t_{RAS} \le 0.3 \ \mu s$  |
| Self refresh mode current (L-version)                                 | I <sub>CC11</sub> | _          | 500      |            | 500             | μΑ | CMOS interface<br>RAS, CAS ≤ 0.2 V<br>Dout = High-Z  |
| Input leakage current   | ILI               | <b>-</b> 5 | 5        | <b>-</b> 5 | 5               | μΑ | 0 V ≤ Vin ≤ V <sub>CC</sub> + 0.3 V  |
| Output leakage current  | I <sub>LO</sub>   | <b>-</b> 5 | 5        | <b>-</b> 5 | 5               | μΑ | 0 V ≤ Vout ≤ V <sub>CC</sub><br>Dout = disable   |
| Output high voltage   | V <sub>OH</sub>   | 2.4        | $V_{cc}$ | 2.4        | V <sub>cc</sub> | V  | High lout = −2 mA  |
| Output low voltage  | $V_{\text{OL}}$   | 0          | 0.4      | 0          | 0.4             | V  | Low lout = 2 mA  |
| · · · · · · · · · · · · · · · · · · ·                                 |                   |            |          |            |                 |    |  |

HM5165405F

Notes: 1.  $I_{cc}$  depends on output load condition when the device is selected.  $I_{cc}$  max is specified at the output open condition.

- 2. Address can be changed once or less while  $\overline{RAS} = V_{il}$ .
- 3. Measured with one sequential address change per EDO cycle,  $t_{HPC}$ .
- 4.  $V_{IH} \ge V_{CC} 0.2 \text{ V}, \text{ 0 V} \le V_{IL} \le 0.2 \text{ V}.$

Capacitance (Ta = 25°C,  $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

| Parameter                              | Symbol           | Тур | Max | Unit | Notes |
|--|------------------|-----|-----|------|-------|
| Input capacitance (Address)            | C <sub>I1</sub>  | _   | 5   | pF   | 1     |
| Input capacitance (Clocks)             | C <sub>12</sub>  | _   | 7   | pF   | 1     |
| Output capacitance (Data-in, Data-out) | C <sub>I/O</sub> | _   | 7   | pF   | 1, 2  |

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{RAS}$  and  $\overline{CAS}$  =  $V_{IH}$  to disable Dout.

AC Characteristics (Ta = 0 to +70°C,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V,  $V_{SS}$  = 0 V) \*1, \*2, \*19

#### **Test Conditions**

• Input rise and fall time: 2 ns

Input pulse levels: V<sub>IL</sub> = 0 V, V<sub>IH</sub> = 3.0 V
 Input timing reference levels: 0.8 V, 2.0 V
 Output timing reference levels: 0.8 V, 2.0 V

• Output load: 1 TTL gate + C<sub>L</sub> (100 pF) (Including scope and jig)

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

|                                  | HM5164405F/HM5165405F |     |       | 5F  |       |      |       |
|----------------------------------|-----------------------|-----|-------|-----|-------|------|-------|
|                                  |                       | -5  |       | -6  |       | _    |       |
| Parameter                        | Symbol                | Min | Max   | Min | Max   | Unit | Notes |
| Random read or write cycle time  | t <sub>RC</sub>       | 84  | _     | 104 | _     | ns   |       |
| RAS precharge time               | $t_{RP}$              | 30  | _     | 40  | _     | ns   |       |
| CAS precharge time               | t <sub>CP</sub>       | 8   | _     | 10  | _     | ns   |       |
| RAS pulse width                  | t <sub>RAS</sub>      | 50  | 10000 | 60  | 10000 | ns   |       |
| CAS pulse width                  | t <sub>CAS</sub>      | 8   | 10000 | 10  | 10000 | ns   |       |
| Row address setup time           | t <sub>ASR</sub>      | 0   | _     | 0   | _     | ns   |       |
| Row address hold time            | t <sub>RAH</sub>      | 8   | _     | 10  | _     | ns   |       |
| Column address setup time        | $t_{ASC}$             | 0   | _     | 0   | _     | ns   |       |
| Column address hold time         | $t_{\sf CAH}$         | 8   | _     | 10  | _     | ns   |       |
| RAS to CAS delay time            | t <sub>RCD</sub>      | 12  | 37    | 14  | 45    | ns   | 3     |
| RAS to column address delay time | $t_{RAD}$             | 10  | 25    | 12  | 30    | ns   | 4     |
| RAS hold time                    | t <sub>RSH</sub>      | 13  | _     | 15  | _     | ns   |       |
| CAS hold time                    | t <sub>csh</sub>      | 35  | _     | 40  | _     | ns   |       |
| CAS to RAS precharge time        | t <sub>CRP</sub>      | 5   | _     | 5   | _     | ns   |       |
| OE to Din delay time             | t <sub>OED</sub>      | 13  | _     | 15  | _     | ns   | 5     |
| OE delay time from Din           | t <sub>DZO</sub>      | 0   | _     | 0   | _     | ns   | 6     |
| CAS delay time from Din          | t <sub>DZC</sub>      | 0   | _     | 0   | _     | ns   | 6     |
| Transition time (rise and fall)  | t <sub>T</sub>        | 2   | 50    | 2   | 50    | ns   | 7     |

### Read Cycle

#### HM5164405F/HM5165405F

|   |                   | -5  |     | -6  |     |      |           |
|---|-------------------|-----|-----|-----|-----|------|-----------|
| Parameter   | Symbol            | Min | Max | Min | Max | Unit | Notes     |
| Access time from RAS                                | t <sub>RAC</sub>  | _   | 50  | _   | 60  | ns   | 8, 9      |
| Access time from CAS                                | t <sub>CAC</sub>  | _   | 13  | _   | 15  | ns   | 9, 10, 17 |
| Access time from address                            | t <sub>AA</sub>   | _   | 25  | _   | 30  | ns   | 9, 11, 17 |
| Access time from OE                                 | $t_{\text{OEA}}$  | _   | 13  | _   | 15  | ns   | 9         |
| Read command setup time                             | t <sub>RCS</sub>  | 0   | _   | 0   | _   | ns   |           |
| Read command hold time to $\overline{\text{CAS}}$   | $t_{RCH}$         | 0   | _   | 0   | _   | ns   | 12        |
| Read command hold time from $\overline{\text{RAS}}$ | t <sub>RCHR</sub> | 50  | _   | 60  | _   | ns   |           |
| Read command hold time to RAS                       | t <sub>RRH</sub>  | 0   | _   | 0   | _   | ns   | 12        |
| Column address to RAS lead time                     | $t_{RAL}$         | 25  | _   | 30  | _   | ns   |           |
| Column address to CAS lead time                     | t <sub>CAL</sub>  | 15  | _   | 18  | _   | ns   |           |
| CAS to output in low-Z                              | t <sub>CLZ</sub>  | 0   | _   | 0   | _   | ns   |           |
| Output data hold time                               | t <sub>oh</sub>   | 3   | _   | 3   | _   | ns   | 21        |
| Output data hold time from OE                       | t <sub>OHO</sub>  | 3   | _   | 3   | _   | ns   |           |
| Output buffer turn-off time                         | t <sub>OFF</sub>  | _   | 13  | _   | 15  | ns   | 13, 21    |
| Output buffer turn-off to OE                        | t <sub>OEZ</sub>  | _   | 13  | _   | 15  | ns   | 13        |
| CAS to Din delay time                               | t <sub>CDD</sub>  | 13  | _   | 15  | _   | ns   | 5         |
| Output data hold time from RAS                      | t <sub>OHR</sub>  | 3   | _   | 3   | _   | ns   | 21        |
| Output buffer turn-off to RAS                       | t <sub>OFR</sub>  | _   | 13  | _   | 15  | ns   | 13, 21    |
| Output buffer turn-off to WE                        | t <sub>wez</sub>  | _   | 13  | _   | 15  | ns   | 13        |
| WE to Din delay time                                | t <sub>WED</sub>  | 13  |     | 15  |     | ns   |           |
| RAS to Din delay time                               | t <sub>RDD</sub>  | 13  |     | 15  |     | ns   |           |

### Write Cycle

|       | 4 ~ 4 4 4 | <b>フニ೯/HM</b> |       | 4055  |
|-------|-----------|---------------|-------|-------|
| HIVIS | INAAI     | 15 F/HIV      | 12162 | 1115- |

|                  | -5  |  | -6  |  | _  |  |
|------------------|---|--|---|--|--|--|
| Symbol           |   |  | Min   | Max  | —<br>Unit  | Notes  |
| t <sub>wcs</sub> | 0   | _  | 0   | _  | ns   | 14   |
| t <sub>wch</sub> | 8   | _  | 10  | _  | ns   |  |
| t <sub>wP</sub>  | 8   | _  | 10  | _  | ns   |  |
| t <sub>RWL</sub> | 13  | _  | 15  | _  | ns   |  |
| t <sub>cwL</sub> | 8   | _  | 10  | _  | ns   |  |
| t <sub>DS</sub>  | 0   | _  | 0   | _  | ns   | 15   |
| t <sub>DH</sub>  | 8   | _  | 10  | _  | ns   | 15   |
|                  | t <sub>WCS</sub> t <sub>WCH</sub> t <sub>WP</sub> t <sub>RWL</sub> t <sub>CWL</sub> | t <sub>WCS</sub> 0 t <sub>WCH</sub> 8 t <sub>WP</sub> 8 t <sub>RWL</sub> 13 t <sub>CWL</sub> 8 t <sub>DS</sub> 0 | Symbol         Min         Max           t <sub>WCS</sub> 0         —           t <sub>WCH</sub> 8         —           t <sub>WP</sub> 8         —           t <sub>RWL</sub> 13         —           t <sub>CWL</sub> 8         —           t <sub>DS</sub> 0         — | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ |

### Read-Modify-Write Cycle

| 118854 | 0440EE | -/1 18854 | CE 40EE |
|--------|--------|-----------|---------|
| HIVIST | naausi | -/HIVI 1  | 65405F  |

|                                 |                  | -5  |     | -6  |     |      |       |
|---------------------------------|------------------|-----|-----|-----|-----|------|-------|
| Parameter                       | Symbol           | Min | Max | Min | Max | Unit | Notes |
| Read-modify-write cycle time    | t <sub>RWC</sub> | 116 | _   | 140 | _   | ns   |       |
| RAS to WE delay time            | t <sub>RWD</sub> | 67  | _   | 79  | _   | ns   | 14    |
| CAS to WE delay time            | t <sub>CWD</sub> | 30  | _   | 34  | _   | ns   | 14    |
| Column address to WE delay time | t <sub>AWD</sub> | 42  | _   | 49  | _   | ns   | 14    |
| OE hold time from WE            | t <sub>OEH</sub> | 13  | _   | 15  | _   | ns   |       |

### Refresh Cycle

#### HM5164405F/HM5165405F

|                                    |                  | -5  |     | -6  |     |      |       |
|------------------------------------|------------------|-----|-----|-----|-----|------|-------|
| Parameter                          | Symbol           | Min | Max | Min | Max | Unit | Notes |
| CAS setup time (CBR refresh cycle) | t <sub>CSR</sub> | 5   | _   | 5   | _   | ns   |       |
| CAS hold time (CBR refresh cycle)  | t <sub>CHR</sub> | 8   | _   | 10  | _   | ns   |       |
| WE setup time (CBR refresh cycle)  | t <sub>WRP</sub> | 0   | _   | 0   | _   | ns   |       |
| WE hold time (CBR refresh cycle)   | t <sub>wr</sub>  | 8   | _   | 10  | _   | ns   |       |
| RAS precharge to CAS hold time     | t <sub>RPC</sub> | 5   | _   | 5   | _   | ns   |       |

#### **EDO Page Mode Cycle**

| HM51 | 6440 | 15F/L | 1M51 | 65405F |
|------|------|-------|------|--------|
|      |      |       |      |        |

|   |                    | -5  |        | -6  |        | _    |       |
|---|--------------------|-----|--------|-----|--------|------|-------|
| Parameter                                 | Symbol             | Min | Max    | Min | Max    | Unit | Notes |
| EDO page mode cycle time                  | t <sub>HPC</sub>   | 20  | _      | 25  | _      | ns   | 20    |
| EDO page mode RAS pulse width             | t <sub>RASP</sub>  | _   | 100000 | _   | 100000 | ns   | 16    |
| Access time from CAS precharge            | t <sub>CPA</sub>   | _   | 28     | _   | 35     | ns   | 9, 17 |
| RAS hold time from CAS precharge          | t <sub>CPRH</sub>  | 28  | _      | 35  | _      | ns   |       |
| Output data hold time from CAS low        | t <sub>DOH</sub>   | 3   | _      | 3   | _      | ns   | 9, 22 |
| CAS hold time referred OE                 | t <sub>COL</sub>   | 8   | _      | 10  | _      | ns   |       |
| CAS to OE setup time                      | t <sub>COP</sub>   | 5   | _      | 5   | _      | ns   |       |
| Read command hold time from CAS precharge | t <sub>RCHC</sub>  | 28  | _      | 35  | _      | ns   |       |
| Write pulse width during CAS precharge    | e t <sub>wpe</sub> | 8   | _      | 10  | _      | ns   |       |
| OE precharge time                         | t <sub>OEP</sub>   | 8   | _      | 10  | _      | ns   |       |

#### **EDO Page Mode Read-Modify-Write Cycle**

#### HM5164405F/HM5165405F

|  |                    | -5  |     | -6  |     | _    |       |
|--|--------------------|-----|-----|-----|-----|------|-------|
| Parameter                                  | Symbol             | Min | Max | Min | Max | Unit | Notes |
| EDO page mode read-modify-write cycle time | t <sub>HPRWC</sub> | 57  | _   | 68  | _   | ns   |       |
| WE delay time from CAS precharge           | t <sub>CPW</sub>   | 45  | _   | 54  | _   | ns   | 14    |

#### Refresh (HM5164405F Series)

| Parameter      | Symbol           | Max | Unit | Notes       |
|----------------|------------------|-----|------|-------------|
| Refresh period | t <sub>REF</sub> | 64  | ms   | 8192 cycles |

### Refresh (HM5165405F Series)

| Parameter      | Symbol           | Max | Unit | Notes       |
|----------------|------------------|-----|------|-------------|
| Refresh period | t <sub>REF</sub> | 64  | ms   | 4096 cycles |

#### Self Refresh Mode (L-version)

| <b>HM51</b> | 64405FI | /HM51 | 165405FL |
|-------------|---------|-------|----------|
|             |         |       |          |

|                                   |                   | -5  |     | -6  |     |      |       |
|-----------------------------------|-------------------|-----|-----|-----|-----|------|-------|
| Parameter                         | Symbol            | Min | Max | Min | Max | Unit | Notes |
| RAS pulse width (self refresh)    | t <sub>RASS</sub> | 100 | _   | 100 | _   | μs   | 25    |
| RAS precharge time (self refresh) | t <sub>RPS</sub>  | 90  | _   | 110 | _   | ns   | 25    |
| CAS hold time (self refresh)      | t <sub>CHS</sub>  | -50 | _   | -50 | _   | ns   |       |

Notes: 1. AC measurements assume  $t_T = 2$  ns.


- 2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
- 3. Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, than the access time is controlled exclusively by  $t_{CAC}$ .
- 4. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 5. Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
- 6. Either t<sub>DZO</sub> or t<sub>DZC</sub> must be satisfied.
- 7.  $V_{IH}$  (min) and  $V_{IL}$  (max) are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  (min) and  $V_{IL}$  (max).
- 8. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
- 10. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\ge t_{RAD} + t_{AA}$  (max).
- 11. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\le t_{RAD} + t_{AA}$  (max).
- 12. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycles.
- 13.  $t_{OFF}$  (max),  $t_{OEZ}$  (max),  $t_{WEZ}$  (max) and  $t_{OFR}$  (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min), and  $t_{AWD} \ge t_{AWD}$  (min), or  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CPW} \ge t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. t<sub>DS</sub> and t<sub>DH</sub> are referred to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in EDO page mode cycles.
- 17. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
- 18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.
- 19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{CC}/V_{SS}$  line noise, which causes to degrade  $V_{HI}$  min/ $V_{IL}$  max level.

- 20.  $t_{HPC}$  (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{RAS}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{CAS}$  cycle ( $t_{CAS} + t_{CP} + 2 t_{T}$ ) becomes greater than the specified  $t_{HPC}$  (min) value. The value of  $\overline{CAS}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
- 21. Data output turns off and becomes high impedance from later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$ . Hold time and turn off time are specified by the timing specifications of later rising edge of  $\overline{RAS}$  and  $\overline{CAS}$  between  $t_{OHR}$  and  $t_{OH}$  and between  $t_{OFR}$  and  $t_{OFF}$ .
- 22.  $t_{DOH}$  defines the time at which the output level go cross.  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$  of output timing reference level.
- 23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
  - Enter self refresh mode within 15.6 μs after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
  - Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6μs after exiting from self refresh mode.
- 24. In case of entering from RAS-only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
- 25 At  $t_{\text{RASS}}$  > 100  $\mu$ s, self refresh mode is activated, and not activated at  $t_{\text{RASS}}$  < 10  $\mu$ s. It is undefined within the range of 10  $\mu$ s  $\leq t_{\text{RASS}} \leq$  100  $\mu$ s. For  $t_{\text{RASS}} \geq$  10  $\mu$ s, it is necessary to satisfy  $t_{\text{RPS}}$ .
- 26. XXX: H or L (H:  $V_{IH}$  (min)  $\leq V_{IN} \leq V_{IH}$  (max), L:  $V_{IL}$  (min)  $\leq V_{IN} \leq V_{IL}$  (max)) //////: Invalid Dout


When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .

# Timing Waveforms\*26


### **Read Cycle**




#### **Early Write Cycle**




#### Delayed Write Cycle\*18




#### Read-Modify-Write Cycle\*18




### **RAS**-Only Refresh Cycle




### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Cycle




#### **Hidden Refresh Cycle**




#### **EDO Page Mode Read Cycle (1)**




#### **EDO Page Mode Read Cycle (2)**




#### **EDO Page Mode Early Write Cycle**




### **EDO Page Mode Delayed Write Cycle\***<sup>18</sup>




#### EDO Page Mode Read-Modify-Write Cycle\*18




### EDO Page Mode Mix Cycle (1)\*20



#### EDO Page Mode Mix Cycle (2) \*20




**Self Refresh Cycle** (L-version)\* 23, 24, 25




### **Package Dimensions**

HM5164405FJ/FLJ Series HM5165405FJ/FLJ Series (CP-32DC)



### HM5164405FTT/FLTT Series HM5165405FTT/FLTT Series (TTP-32DC)



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# HITACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica http:semiconductor.hitachi.com/ URL Europe http://www.hitachi-eu.com/hel/ecg

Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive. San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road

Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Telex: 40815 HITEC HX

# **Revision Record**

| Rev. | Date          | Contents of Modification  | Drawn by    | Approved by |
|------|---------------|---|-------------|-------------|
| 0.0  | May. 25, 1999 | Initial issue   | M. Kawamura | M. Mishima  |
| 1.0  | Oct. 5, 1999  | Features: Change of Power dissipation Standby (L-version) max: TBD to 1.1 mW DC Characteristics $I_{\text{CC2}} \text{ (L-version) max: TBD/TBD to } 300/300  \mu\text{A} \\ I_{\text{CC10}} \text{ (L-version) max: TBD/TBD to } 1/1 \text{ mA} \\ I_{\text{CC11}} \text{ (L-version) max: TBD/TBD to } 500/500  \mu\text{A} \\ I_{\text{CC11}} \text{ (L-version) max: } I_{\text{CC11}} \text{ (L-version) } I_{\text{CC11}} $ | M. Kawamura | Y. Kasama   |
| 2.0  | Nov. 30, 1999 | DC Characteristics I <sub>CC10</sub> (L-version) max: 1/1 mA to 1.2/1.2 mA  |             |             |