## 4M x 16bit CMOS Dynamic RAM with Fast Page Mode

### **DESCRIPTION**

This is a family of 4,194,304 x 16 bit Fast Page Mode CMOS DRAMs. Fast Page Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -50 or -60), power consumption(Normal or Low power) are optional features of this family. All of this family have  $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh,  $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 4Mx16 Fast Page Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

#### **FEATURES**

- Part Identification
  - K4F661612D-TC/L(3.3V, 8K Ref.)
  - K4F641612D-TC/L(3.3V, 4K Ref.)
- · Active Power Dissipation

Unit: mW

Speed	8K	4K
-45	324	468
-50	288	432
-60	252	396

## • Refresh Cycles

Part	Refresh	Refres	sh time
NO.	cycle	Normal	L-ver
K4F661612D*	8K	64ms	128ms
K4F641612D	4K	UTIIIS	1201113


- \* Access mode & RAS only refresh mode
  - : 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.) CAS-before-RAS & Hidden refresh mode
  - : 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)

#### Performance Range

		-		
Speed	trac	tcac	trc	tpc
-45	45ns	12ns	80ns	31ns
-50	50ns	13ns	90ns	35ns
-60	60ns	15ns	110ns	40ns

- Fast Page Mode operation
- 2CAS Byte/Word Read/Write operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- · Fast parallel test mode capability
- LVTTL(3.3V) compatible inputs and outputs
- · Early Write or output enable controlled write
- · JEDEC Standard pinout
- Available in Plastic TSOP(II) packages
- +3.3V±0.3V power supply

#### **FUNCTIONAL BLOCK DIAGRAM**



Note) \*1 : 4K Refresh

**SAMSUNG ELECTRONICS CO., LTD.** reserves the right to change products and specifications without notice.



## PIN CONFIGURATION (Top Views)

- K4F661612D-T
- K4F641612D-T

N.C = 1 V <sub>CC</sub> = 1 W = 1	0	50	Vss DQ15 DQ14 DQ13 DQ12 Vss DQ11 DQ10 DQ9 DQ8 N.C Vss LCAS
N.C   1 N.C   1 N.C   1 A0   1 A1   2 A2   2 A3   2 A4   4 A5   2	1 2 3	33	OE N.C N.C A12(N.C)* A11 A10 A9 A8 A7 A6 Vss

(400mil TSOP(II))

\*(N.C) : N.C for 4K Refresh Product

Pin Name	Pin function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 - 15	Data In/Out
Vss	Ground
RAS	Row Address Strobe
UCAS	Upper Column Address Strobe
LCAS	Lower Column Address Strobe
W	Read/Write Input
ŌE	Data Output Enable
Vcc	Power(+3.3V)
N.C	No Connection



### **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to +4.6	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los Address	50	mA

<sup>\*</sup> Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Units
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3*1	V
Input Low Voltage	VIL	-0.3 <sup>*2</sup>	-	0.8	V

<sup>\*1 :</sup> Vcc+1.3V at pulse width ≤15ns which is measured at Vcc

### DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	•			<u> </u>
Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤VIN≤Vcc+0.3V, all other pins not under test=0 Volt)	lı(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	IO(L)	-5	5	uA
Output High Voltage Level(IOH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level(IoL=2mA)	VoL	-	0.4	V



<sup>\*2 : -1.3</sup> at pulse width  $\leq$ 15ns which is measured at Vss

### DC AND OPERATING CHARACTERISTICS (Continued)

Cumbal	Power	Smood	Max	Max		
Symbol	Power	Speed -	K4F661612D	K4F641612D	Units	
		-45	90	130	mA	
ICC1	Don't care	-50	80	120	mA	
		-60	70	110	mA	
loos	Normal	Don't care	1	1	mA	
ICC2	L	Dont care	1	1	mA	
		-45	90	130	mA	
ICC3	Don't care	-50	80	120	mA	
		-60	70	110	mA	
		-45	70	70	mA	
ICC4	Don't care	-50	60	60	mA	
		-60	50	50	mA	
loo-	Normal	Dan/4	0.5	0.5	mA	
ICC5	L	Don't care	200	200	uA	
		-45	130	130	mA	
ICC6	Don't care	-50	120	120	mA	
		-60	110	110	mA	
ICC7	L	Don't care	350	350	uA	
Iccs	L	Don't care	350	350	uA	

ICC1\*: Operating Current (RAS and UCAS, LCAS, Address cycling @trc=min.)

ICC2: Standby Current (RAS=UCAS=LCAS=W=VIH)

ICC3\*: RAS-only Refresh Current (UCAS=LCAS=VIH, RAS, Address cycling @trc=min.)

ICC4\*: Fast Page Mode Current (RAS=VIL, UCAS or LCAS, Address cycling @tpc=min.)

ICC5 : Standby Current (RAS=UCAS=LCAS=W=Vcc-0.2V)

ICC6\*: CAS-Before-RAS Refresh Current (RAS and UCAS or LCAS cycling @trc=min)

ICC7: Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(ViH)=Vcc-0.2V, Input low voltage(ViL)=0.2V, UCAS, LCAS=CAS-before-RAS cycling or 0.2V,

W, OE=VIH, Address=Don't care, DQ=Open, TRC=31.25us

Iccs: Self Refresh Current

RAS=UCAS=LCAS=0.2V, W=OE=A0 ~ A12(A11)=Vcc-0.2V or 0.2V, DQ0 ~ DQ15=Vcc-0.2V, 0.2V or Open

\*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one fast page mode cycle time, tpc.



## CAPACITANCE (TA=25°C, VCC=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A12]	CIN1	-	5	pF
Input capacitance [RAS, UCAS, LCAS, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ15]	CDQ	-	7	pF

## **AC CHARACTERISTICS** (0°C≤TA≤70°C, See note 2)

Test condition: Vcc=3.3V±0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V

Parameter	Symbol	-4	15	-50		-60		Units	Note
Farameter	Syllibol	Min	Max	Min	Max	Min	Max		Note
Random read or write cycle time	trc	80		90		110		ns	
Read-modify-write cycle time	trwc	115		133		153		ns	
Access time from RAS	trac		45		50		60	ns	3,4,10
Access time from CAS	tcac		12		13		15	ns	3,4,5
Access time from column address	taa		23		25		30	ns	3,10
CAS to output in Low-Z	tcLz	0		0		0		ns	3
Output buffer turn-off delay	toff	0	13	0	13	0	13	ns	6
Transition time (rise and fall)	tτ	1	50	1	50	1	50	ns	2
RAS precharge time	trp	25		30		40		ns	
RAS pulse width	tras	45	10K	50	10K	60	10K	ns	
RAS hold time	trsh	12		13		15		ns	
CAS hold time	tсsн	45		50		60		ns	
CAS pulse width	tcas	12	10K	13	10K	15	10K	ns	
RAS to CAS delay time	trcd	18	33	20	37	20	45	ns	4
RAS to column address delay time	trad	13	22	15	25	15	30	ns	10
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	8		10		10		ns	
Column address set-up time	tasc	0		0		0		ns	13
Column address hold time	tcah	8		10		10		ns	13
Column address to RAS lead time	tral	23		25		30		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to CAS	trch	0		0		0		ns	8
Read command hold time referenced to RAS	trrh	0		0		0		ns	8
Write command hold time	twch	8		10		10		ns	
Write command pulse width	twp	8		10		10		ns	
Write command to RAS lead time	trwL	13		15		15		ns	
Write command to CAS lead time	tcwL	12		13		15		ns	16
Data set-up time	tos	0		0		0		ns	9,19
Data hold time	tон	10		10		10		ns	9,19

# AC CHARACTERISTICS (Continued)

Deremeter	Cumbal	-4	<b>1</b> 5	-50		-60		Huita	Nata
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Note
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (L-ver)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	7
CAS to W delay time	tcwd	32		36		38		ns	7,15
RAS to W delay time	trwd	67		73		83		ns	7
Column address to W delay time	tawd	43		48		53		ns	7
CAS precharge W delay time	tcpwd	48		53		60		ns	
CAS set-up time (CAS -before-RAS refresh)	tcsr	5		5		5		ns	17
CAS hold time (CAS -before-RAS refresh)	tchr	10		10		10		ns	18
RAS to CAS precharge time	trpc	5		5		5		ns	
Access time from CAS precharge	<b>t</b> CPA		26		30		35	ns	3
Fast Page mode cycle time	tpc	31		35		40		ns	
Fast Page mode read-modify-write cycle time	<b>t</b> PRWC	70		76		85		ns	
CAS precharge time (Fast page cycle)	tcp	9		10		10		ns	14
RAS pulse width (Fast page cycle)	trasp	45	200K	50	200	60	200	ns	
RAS hold time from CAS precharge	tRHCP	28		30		35		ns	
OE access time	toea		12		13		15	ns	3
OE to data delay	toed	12		13		13		ns	
Output buffer turn off delay time from OE	toez	0	13	0	13	0	13	ns	6
OE command hold time	toeh	12		13		15		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	11
Write command hold time (Test mode in)	twтн	15		15		15		ns	11
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		us	20,21,22
RAS precharge time (C-B-R self refresh)	trps	80		90		110		ns	20,21,22
CAS hold time (C-B-R self refresh)	tcнs	-50		-50		-50		ns	20,21,22

TEST MODE CYCLE (Note 11)

Barrantan	Symbol	-45		-50		-60		Unita	Nete
Parameter		Min	Max	Min	Max	Min	Max	Units	Note
Random read or write cycle time	trc	85		95		115		ns	
Read-modify-write cycle time	trwc	120		138		160		ns	
Access time from RAS	trac		50		55		65	ns	3,4,10,12
Access time from CAS	tcac		17		18		20	ns	3,4,5,12
Access time from column address	taa		28		30		35	ns	3,10,12
RAS pulse width	tras	50	10K	55	10K	65	10K	ns	
CAS pulse width	tcas	17	10K	18	10K	20	10K	ns	
RAS hold time	trsh	17		18		20		ns	
CAS hold time	tсsн	50		55		65		ns	
Column Address to RAS lead time	tral	28		30		35		ns	
CAS to W delay time	tcwp	37		41		43		ns	7
RAS to W delay time	trwd	72		78		88		ns	7
Column Address to W delay time	tawd	48		53		58		ns	7
Fast Page mode cycle time	tpc	36		40		45		ns	
Fast Page mode read-modify-write cycle time	tprwc	75		81		90		ns	
RAS pulse width (Fast page cycle)	trasp	50	200K	55	200K	65	200K	ns	
Access time from CAS precharge	tcpa		31		35		40	ns	3
OE access time	toea		17		18		20	ns	
OE to data delay	toed	17		18		18		ns	
OE command hold time	tоен	17		18		20		ns	



### **NOTES**

- 1. An initial pause of 200§ Á is required after power-up followed by any 8 ROR or CBR cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL load and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.


  If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. toff(min)and tofz(max) define the time at which the output achieves the open circuit condition and are not referenced. Voh
- 7. twcs, trwb, tcwb and tawb are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs≥twcs(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwb≥tcwb(min), trwb≥trwb(min) and tawb≥tawb(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either trch or trrh must be satisfied for a read cycle.
- 9. These parameters are referenced to the  $\overline{\text{CAS}}$  leading edge in early write cycles and to the  $\overline{\text{W}}$  falling edge in read-modify-write cycles.
- 10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 11. These specifications are applied in the test mode.
- 12. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.

### K4F64(6)1612C Truth Table

RAS	LCAS	UCAS	W	OE	DQ0 - DQ7	DQ8-DQ15	STATE	
Н	Х	Х	Х	Х	Hi-Z	Hi-Z	Standby	
L	Н	Н	Х	Х	Hi-Z	Hi-Z	Refresh	
L	L	Н	Н	L	DQ-OUT	Hi-Z	Byte Read	
L	Н	L	Н	L	Hi-Z	DQ-OUT	Byte Read	
L	L	L	Н	L	DQ-OUT	DQ-OUT	Word Read	
L	L	Н	L	Н	DQ-IN	-	Byte Write	
L	Н	L	L	Н	-	DQ-IN	Byte Write	
L	L	L	L	Н	DQ-IN	DQ-IN	Word Write	
L	L	L	Н	Н	Hi-Z	Hi-Z	-	



- 13. tasc, tcah are referenced to the earlier  $\overline{\text{CAS}}$  falling edge.
- 14. tcp is specified from the last  $\overline{\sf CAS}$  rising edge in the previous cycle to the first  $\overline{\sf CAS}$  falling edge in the next cycle.
- 15. tcwp is referenced to the later CAS falling edge at word read-modify-write cycle.
- 16. tcwL is specified from  $\overline{W}$  falling edge to the earlier  $\overline{CAS}$  rising edge.
- 17. tcsr is referenced to earlier CAS falling before RAS transition low.
- 18.  $t_{CHR}$  is referenced to the later  $\overline{CAS}$  rising high after  $\overline{RAS}$  transition low.




19. tos is specified for the earlier CAS falling edge and toh is specified by the later CAS falling edge.




- 20. If tRASS≥100us, then RAS precharge time must use tRPs instead of tRP.
- 21. For RAS-only-Refresh and Burst CAS-before-RAS refresh mode, 4096 cycles(4K/8K) of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
- 22. For distributed CAS-before-RAS with 15.6us interval, CBR refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.

### **WORD READ CYCLE**




### **LOWER BYTE READ CYCLE**

NOTE: DIN = OPEN




### **UPPER BYTE READ CYCLE**

NOTE : DIN = OPEN




## WORD WRITE CYCLE (EARLY WRITE)







## LOWER BYTE WRITE CYCLE ( EARLY WRITE )



## **UPPER BYTE WRITE CYCLE (EARLY WRITE)**




## WORD WRITE CYCLE ( OE CONTROLLED WRITE )






# LOWER BYTE WRITE CYCLE ( OE CONTROLLED WRITE )






# UPPER BYTE WRITE CYCLE ( OE CONTROLLED WRITE )






### **WORD READ - MODIFY - WRITE CYCLE**






### **LOWER-BYTE READ - MODIFY - WRITE CYCLE**






### **UPPER-BYTE READ - MODIFY - WRITE CYCLE**






### **FAST PAGE MODE WORD READ CYCLE**






### **FAST PAGE MODE LOWER BYTE READ CYCLE**








### **FAST PAGE MODE UPPER BYTE READ CYCLE**







## FAST PAGE MODE WORD WRITE CYCLE ( EARLY WRITE )




## FAST PAGE MODE LOWER BYTE WRITE CYCLE (EARLY WRITE)



## FAST PAGE MODE UPPER BYTE WRITE CYCLE (EARLY WRITE)




### **FAST PAGE MODE WORD READ-MODIFY-WRITE CYCLE**






### FAST PAGE MODE LOWER BYTE READ - MODIFY - WRITE CYCLE






### FAST PAGE MODE UPPER BYTE READ - MODIFY - WRITE CYCLE






## **RAS - ONLY REFRESH CYCLE**

NOTE :  $\overline{W}$ ,  $\overline{OE}$  , DIN = Don't care DOUT = OPEN




## CAS - BEFORE - RAS REFRESH CYCLE


NOTE :  $\overline{OE}$  , A = Don't care



## **HIDDEN REFRESH CYCLE (READ)**




## **HIDDEN REFRESH CYCLE (WRITE)**






## CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE: OE, A = Don't care



### **TEST MODE IN CYCLE**

NOTE :  $\overline{OE}$  , A = Don't care



### **PACKAGE DIMENSION**

