

# CD40174BM/CD40174BC Hex D Flip-Flop CD40175BM/CD40175BC Quad D Flip-Flop

### **General Description**

The CD40174B consists of six positive-edge triggered D-type flip-flops; the true outputs from each flip-flop are externally available. The CD40175B consists of four positiveedge triggered D-type flip-flops; both the true and complement outputs from each flip-flop are externally available.


All flip-flops are controlled by a common clock and a common clear. Information at the D inputs meeting the set-up time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. The clearing operation, enabled by a negative pulse at Clear input, clears all Q outputs to logical "0" and  $\overline{Q}$ s (CD40175B only) to logical "1".

All inputs are protected from static discharge by diode clamps to  $V_{DD}$  and  $V_{SS}$ .

#### **Features**

- Wide supply voltage range
- 3V to 15V
- High noise immunity
- 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility
- fan out of 2 driving 74L or 1 driving 74 LS
- Equivalent to MC14174B, MC14175B
- Equivalent to MM74C174, MM74C175

### **Connection Diagrams**



Order Number CD40174B or CD40175B

#### **Truth Table**

	Inputs	Outputs				
Clear	Clock	D	œ	<b>Q</b> ∗		
L	Х	Х	L	Н		
Н	1	Н	Н	L		
Н	1	L	L	Н		
Н	Н	X	NC	NC		
Н	L	X	NC NC			

= High level

= Low level Irrelevant

= Transition from low to high level

No change

 $= \overline{Q}$  for CD40175B only

### Absolute Maximum Ratings (Notes 1 & 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

DC Supply Voltage (V<sub>DD</sub>) -0.5V to +18VInput Voltage (V<sub>IN</sub>) -0.5V to  $V_{DD} + 0.5$ V $_{DC}$ 

Storage Temperature Range (T<sub>S</sub>)

Power Dissipation (PD) Dual-In-Line 700 mW Small Outline 500 mW

Lead Temperature (T<sub>L</sub>) (Soldering, 10 seconds)

## **Recommended Operating** Conditions (Note 2)

DC Supply Voltage (V<sub>DD</sub>) Input Voltage (V<sub>IN</sub>)

3V to 15 V<sub>DC</sub> 0V to  $V_{\mbox{\scriptsize DD}}\,V_{\mbox{\scriptsize DC}}$ 

Operating Temperature Range (T<sub>A</sub>) CD40XXXBM

 $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ 

CD40XXXBC  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ 

#### DC Electrical Characteristics CD40174BM/CD40175BM (Note 2)

 $-65^{\circ}$ C to  $+150^{\circ}$ C

260°C

Symbol	Parameter	Conditions	-5	5°C	+ <b>25°C</b>			+ 125°C		Units
Syllibol	raiailletei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Ullits
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		1.0			1.0		30	μΑ
		$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		2.0			2.0		60	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		4.0			4.0		120	μΑ
$V_{OL}$	Low Level Output Voltage	I <sub>O</sub>   < 1 μA								
		$V_{DD} = 5V$		0.05			0.05		0.05	V
		$V_{DD} = 10V$		0.05			0.05		0.05	V
		$V_{DD} = 15V$		0.05			0.05		0.05	V
V <sub>OH</sub>	High Level Output Voltage	I <sub>O</sub>   < 1 μA								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
V <sub>IL</sub>	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5			1.5		1.5	V
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$		3.0			3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0			4.0		4.0	V
$V_{IH}$	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5			3.5		V
		$V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$	7.0		7.0			7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0			11.0		V
loL	Low Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		mA
loh	High Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.8.8		-0.36		mA
	(Note 3)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10-5	-0.1		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10-5	0.1		1.0	μΑ

### DC Electrical Characteristics CD40174BC/CD40175BC (Note 2)

Symbol	Parameter	Conditions	-40°C		+ 25°C			+85°C		Units
Symbol	Farameter	Conditions		Max	Min	Тур	Max	Min	Max	Office
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		4			4		30	μΑ
		$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		8			8		60	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		16			16		120	μΑ

Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device

Note 2: V<sub>SS</sub> = 0V unless otherwise specified.

Note 3:  $I_{OH}$  and  $I_{OL}$  are tested one output at a time.

# DC Electrical Characteristics CD40174BC/CD40175BC (Note 2) (Continued)

Symbol	Parameter	Conditions	−40°C		+ 25°C			+ 85°C		Units	
Oymbor	rarameter	Conditions	Min	Max	Min	Тур	Max	Min	Max		
V <sub>OL</sub>	Low Level Output Voltage	$V_{DD} = 10V$		0.05 0.05			0.05 0.05		0.05 0.05	V	
		$V_{DD} = 15V$		0.05			0.05		0.05	V	
V <sub>OH</sub>	High Level Output Voltage	$\begin{aligned} V_{DD} &= 5V \\ V_{DD} &= 10V \\ V_{DD} &= 15V \end{aligned}$	4.95 9.95 14.95		4.95 9.95 14.95	5 10 15		4.95 9.95 14.95		V V V	
V <sub>IL</sub>	Low Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		1.5 3.0 4.0			1.5 3.0 4.0		1.5 3.0 4.0	V V V	
V <sub>IH</sub>	High Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$ $V_{DD} = 10V, V_{O} = 1V \text{ or } 9V$ $V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	3.5 7.0 11.0		3.5 7.0 11.0			3.5 7.0 11.0		V V	
l <sub>OL</sub>	Low Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 0.4V$ $V_{DD} = 10V, V_{O} = 0.5V$ $V_{DD} = 15V, V_{O} = 1.5V$	0.52 1.3 3.6		0.44 1.1 3.0	0.88 2.25 8.8		0.36 0.9 2.4		mA mA mA	
Гон	High Level Output Current (Note 3)	$V_{DD} = 5V, V_{O} = 4.6V$ $V_{DD} = 10V, V_{O} = 9.5V$ $V_{DD} = 15V, V_{O} = 13.5V$	-0.52 -1.3 -3.6		-0.44 -1.1 -3.0	-0.88 -2.25 -8.8		-0.36 -0.9 -2.4		mA mA mA	
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$ $V_{DD} = 15V, V_{IN} = 15V$		-0.30 0.30		$-10^{-5}$ $10^{-5}$	-0.30 0.30		-1.0 1.0	μA μA	

AC Electrical Characteristics\*  $\rm T_A=25^{\circ}C,\,C_L=50$  pF,  $\rm R_L=200k$  and  $\rm t_r=t_f=20$  ns, unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Time to a	$V_{DD} = 5V$		190	300	ns
	Logical "0" or Logical "1" from	$V_{DD} = 10V$		75	110	ns
	Clock to Q or $\overline{\mathbb{Q}}$ (CD40175 Only)	$V_{DD} = 15V$		60	90	ns
t <sub>PHL</sub>	Propagation Delay Time to a	$V_{DD} = 5V$		180	300	ns
	Logical "0" from Clear to Q	$V_{DD} = 10V$		70	110	ns
		$V_{DD} = 15V$		60	90	ns
t <sub>PLH</sub>	Propagation Delay Time to a Logical	$V_{DD} = 5V$		230	400	ns
	"1" from Clear to Q (CD40175 Only)	$V_{DD} = 10V$		90	150	ns
		$V_{DD} = 15V$		75	120	ns
t <sub>SU</sub>	Time Prior to Clock Pulse that	$V_{DD} = 5V$		45	100	ns
	Data must be Present	$V_{DD} = 10V$		15	40	ns
		$V_{DD} = 15V$		13	35	ns
t <sub>H</sub>	Time after Clock Pulse that	$V_{DD} = 5V$		-11	0	ns
	Data Must be Held	$V_{DD} = 10V$		-4	0	ns
		$V_{DD} = 15V$		-3	0	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	ns
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	ns
t <sub>WH</sub> , t <sub>WL</sub>	Minimum Clock Pulse Width	$V_{DD} = 5V$		130	250	ns
		$V_{DD} = 10V$		45	100	ns
		$V_{DD} = 15V$		40	80	ns

AC Electrical Characteristics\*  $T_A=25^{\circ}\text{C, }C_L=50\text{ pF, }R_L=200\text{k and }t_r=t_f=20\text{ ns, unless otherwise specified (Continued)}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>WL</sub>	Minimum Clear Pulse Width	$V_{DD} = 5V$		120	250	ns
		$V_{DD} = 10V$		45	100	ns
		$V_{DD} = 15V$		40	80	ns
t <sub>RCL</sub>	Maximum Clock Rise Time	$V_{DD} = 5V$	15			μs
		$V_{DD} = 10V$	5.0			μs
		$V_{DD} = 15V$	5.0			μs
t <sub>fCL</sub>	Maximum Clock Fall Time	$V_{DD} = 5V$	15	50		μs
		$V_{DD} = 10V$	5.0	50		μs
		$V_{DD} = 15V$	5.0	50		μs
f <sub>CL</sub>	Maximum Clock Frequency	$V_{DD} = 5V$	2.0	3.5		MHz
		$V_{DD} = 10V$	5.0	10		MHz
		$V_{DD} = 15V$	6.0	12		MHz
C <sub>IN</sub>	Input Capacitance	Clear Input		10	15	pF
		Other Input		5.0	7.5	pF
C <sub>PD</sub>	Power Dissipation	Per Package (Note 4)		130		pF

 $<sup>^*\</sup>mbox{AC}$  Parameters are guaranteed by DC correlated testing.


Note 1: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 2:  $V_{SS} = 0V$  unless otherwise specified.


Note 3:  $\mathbf{I}_{OH}$  and  $\mathbf{I}_{OL}$  are tested one output at a time.

Note 4: CpD determines the no load AC power consumption of any CMOS device. For complete explanation, see 54C/74C Family Characteristics application note, AN-90.

## **Switching Time Waveforms**




TL/F/5987-3



Ceramic Dual-In-Line Package (J) Order Number CD40174BMJ, CD40174BCJ, CD40175BMJ or CD40175BCJ NS Package Number J16A

#### Physical Dimensions inches (millimeters) (Continued)



Molded Dual-In-Line Package (N) Order Number CD40174BMN, CD40174BCN, CD40174BMN or CD40175BCN NS Package Number N16E

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018 National Semiconductor Europe

Fax: (+49) 0-180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Français Tel: (+49) 0-180-532 93 58 Italiano Tel: (+49) 0-180-534 16 80 National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408