8M x 8bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 8,388,608 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-50 or -60), package type (SOJ or TSOP-II) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. This 8Mx8 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

Part Identification

- K4E660811C-JC(5.0V, 8K Ref., SOJ)
- K4E640811C-JC(5.0V, 4K Ref., SOJ)
- K4E660811C-TC(5.0V, 8K Ref., TSOP)
- K4E640811C-TC(5.0V, 4K Ref., TSOP)

• Active Power Dissipation

Unit : mW

Speed	8K	4K
-50	495	660
-60	440	605

• Refresh Cycles

Part	Refresh	Refresh time
NO.	cycle	Normal
K4E660811C*	8K	64ms
K4E640811C	4K	

- * Access mode & RAS only refresh mode
 - : 8K cycle/64ms

CAS-before-RAS & Hidden refresh mode


: 4K cycle/64ms

• Performance Range

Speed	trac	tcac	trc	thpc
-50	50ns	13ns	84ns	20ns
-60	60ns	15ns	104ns	25ns

- Extended Data Out Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- · Fast parallel test mode capability
- TTL(5.0V) compatible inputs and outputs
- · Early Write or output enable controlled write
- · JEDEC Standard pinout
- · Available in Plastic SOJ and TSOP(II) packages
- +5.0V±10% power supply

FUNCTIONAL BLOCK DIAGRAM



Note) *1 : 4K Refresh

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION (Top Views)

• K4E66 • K4E64			0811C-T 0811C-T
Vcc t 1 0 DQ0 t 2 DQ1 t 3 DQ2 t 4 DQ3 t 5 N.C t 6 Vcc t 7 W t 8 RAS t 9 A0 t 10 A1 t 11 A2 t 12 A3 t 13 A4 t 14 A5 t 15 Vcc t 16	32 JVss 31 JDQ7 30 JDQ6 29 JDQ5 28 JDQ4 27 JVss 26 JCAS 25 JOE 24 JA12(N.C)* 23 JA11 22 JA10 21 JA9 20 JA8 19 JA7 18 JA6 17 JVss	VCC 1	32
(J : 400n	nil SOJ)	(T : 400mil	TSOP(II))

* (N.C) : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌE	Data Output Enable
Vcc	Power(+5.0V)
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-1.0 to +7.0	V
Voltage on Vcc supply relative to Vss	Vcc	-1.0 to +7.0	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los Address	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Units
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.6	-	Vcc+1.0*1	V
Input Low Voltage	VIL	-1.0 ^{*2}	-	0.7	V

^{*1 :} Vcc+2.0V at pulse width≤20ns which is measured at Vcc

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤VIN≤Vcc+0.5V, all other pins not under test=0 Volt)	lı(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	lo(L)	-5	5	uA
Output High Voltage Level(IOH=-5mA)	Voн	2.4	-	V
Output Low Voltage Level(IoL=4.2mA)	Vol	-	0.4	V



^{*2 : -2.0} at pulse width≤20ns which is measured at Vss

DC AND OPERATING CHARACTERISTICS (Continued)

Symbol	Symbol Power		Ma	Units	
Symbol	Power	Speed	K4E660811C	K4E640811C	Units
ICC1	Don't care	-50 -60	90 80	120 110	mA mA
ICC2	Normal	Don't care	2	2	mA
ICC3	Don't care	-50 -60	90 80	120 110	mA mA
ICC4	Don't care	-50 -60	100 90	110 100	mA mA
ICC5	Normal	Don't care	1	1	mA
ICC6	Don't care	-50 -60	120 110	120 110	mA mA

Icc1*: Operating Current (\overline{RAS} and \overline{CAS} , Address cycling @trc=min.)

ICC2 : Standby Current (RAS=CAS=W=VIH)

ICC3*: RAS-only Refresh Current (CAS=VIH, RAS, Address cycling @trc=min.)

Icc4*: Extended Data Out Mode Current (RAS=VIL, CAS, Address cycling @thpc=min.)

ICC5 : Standby Current (RAS=CAS=W=Vcc-0.2V)

ICC6*: CAS-Before-RAS Refresh Current (RAS and CAS cycling @trc=min)

*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one EDO mode cycle time, thec.



CAPACITANCE (TA=25°C, VCC=5.0V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A12]	CIN1	-	5	pF
Input capacitance [RAS, CAS, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ7]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, See note 1,2)

Test condition: Vcc=5.0V±10%, Vih/Vil=2.6/0.7V, Voh/Vol=2.0/0.8V

Dezemeter	Cumbal	-	50	-60		Unito	Note
Parameter	Symbol	Min	Max	Min	Max	Units	Note
Random read or write cycle time	trc	84		104		ns	
Read-modify-write cycle time	trwc	113		138		ns	
Access time from RAS	trac		50		60	ns	3,4,10
Access time from CAS	tcac		13		15	ns	3,4,5
Access time from column address	taa		25		30	ns	3,10
CAS to output in Low-Z	tcLZ	3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	13	ns	6,14
OE to output in Low-Z	toLZ	3		3		ns	3
Transition time (rise and fall)	tτ	1	50	1	50	ns	2
RAS precharge time	trp	30		40		ns	
RAS pulse width	tras	50	10K	60	10K	ns	
RAS hold time	trsh	8		10		ns	
CAS hold time	tсsн	38		45		ns	
CAS pulse width	tcas	8	10K	10	10K	ns	
RAS to CAS delay time	trcd	20	37	20	45	ns	4
RAS to column address delay time	trad	9	25	12	30	ns	10
CAS to RAS precharge time	tCRP	5		5		ns	
Row address set-up time	tasr	0		0		ns	
Row address hold time	trah	7		10		ns	
Column address set-up time	tasc	0		0		ns	
Column address hold time	tcah	7		10		ns	
Column address to RAS lead time	tral	25		30		ns	
Read command set-up time	trcs	0		0		ns	8
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		ns	8
Read command hold time referenced to RAS	trrh	0		0		ns	
Write command hold time	twch	7		10		ns	
Write command pulse width	twp	7		10		ns	
Write command to RAS lead time	trwL	8		10		ns	
Write command to CAS lead time	tcwL	7		10		ns	
Data set-up time	tos	0		0		ns	9

CMOS DRAM

AC CHARACTERISTICS (Continued)

Parameter	Symbol	-	50	-60		Units	Note
Farameter	Symbol	Min	Max	Min	Max	Units	Note
Data hold time	tон	7		10		ns	9
Refresh period (4K, Normal)	tref		64		64	ms	
Refresh period (8K, Normal)	tref		64		64	ms	
Write command set-up time	twcs	0		0		ns	7
CAS to W delay time	tcwd	27		32		ns	7
RAS to W delay time	trwd	64		77		ns	7
Column address to W delay time	tawd	39		47		ns	7
CAS set-up time (CAS -before-RAS refresh)	tcsr	5		5		ns	
CAS hold time (CAS -before-RAS refresh)	tchr	10		10		ns	
RAS to CAS precharge time	trpc	5		5		ns	
Access time from CAS precharge	t CPA		28		35	ns	3
Hyper Page cycle time	thpc	20		25		ns	13
Hyper Page read-modify-write cycle time	thprwc	47		56		ns	13
CAS precharge time (Hyper page cycle)	tcp	7		10		ns	
RAS pulse width (Hyper page cycle)	trasp	50	200K	60	200K	ns	
RAS hold time from CAS precharge	trhcp	30		35		ns	
OE access time	t OEA		13		15	ns	
OE to data delay	toed	10		13		ns	
CAS precharge to W delay time	tcpwd	41		52		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	13	3	13	ns	6
OE command hold time	toeh	5		5		ns	
Write command set-up time (Test mode in)	twrs	10		10		ns	11
Write command hold time (Test mode in)	twтн	10		10		ns	11
W to RAS precharge time (C-B-R refresh)	twrp	10		10		ns	
\overline{W} to \overline{RAS} hold time (\overline{C} -B- \overline{R} refresh)	twrh	10		10		ns	
Output data hold time	tоон	5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	13	ns	6,14
Output buffer turn off delay from \overline{W}	twez	3	13	3	13	ns	6
W to data delay	twed	15		15		ns	
OE to CAS hold time	tосн	5		5		ns	
CAS hold time to OE	tсно	5		5		ns	
OE precharge time	toep	5		5		ns	
W pulse width (Hyper page cycle)	twpe	5		5		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		us	15,16,17
RAS precharge time (C-B-R self refresh)	trps	90		110		ns	15,16,17
CAS hold time (C-B-R self refresh)	tcнs	-50		-50		ns	15,16,17



CMOS DRAM

TEST MODE CYCLE (Note 11)

Parameter	Comple at	-50		-60		l luite	Nete
	Symbol	Min	Max	Min	Max	Units	Note
Random read or write cycle time	trc	89		109		ns	
Read-modify-write cycle time	trwc	121		145		ns	
Access time from RAS	trac		55		65	ns	3,4,10,12
Access time from CAS	tCAC		18		20	ns	3,4,5,12
Access time from column address	t AA		30		35	ns	3,10,12
RAS pulse width	tras	55	10K	65	10K	ns	
CAS pulse width	tcas	13	10K	15	10K	ns	
RAS hold time	trsh	18		20		ns	
CAS hold time	tсsн	43		50		ns	
Column Address to RAS lead time	t ral	30		35		ns	
CAS to W delay time	tcwd	35		39		ns	7
RAS to W delay time	trwd	72		84		ns	7
Column Address to W delay time	tawd	47		54		ns	7
Hyper Page cycle time	tHPC	25		30		ns	13
Hyper Page read-modify-write cycle time	thprwc	53		61		ns	13
RAS pulse width (Hyper page cycle)	trasp	55	200K	65	200K	ns	
Access time from CAS precharge	t CPA		33		40	ns	3
OE access time	toea		18		20	ns	
OE to data delay	toed	18		20		ns	
OE command hold time	tоен	18		20		ns	



NOTES


- 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 2ns for all inputs.
- 3. Measured with a load equivalent to 2 TTL load and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.

 If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 7. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs\geqtextcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd\geqtextcwd(min), trwd\geqtextcwd(min) and tawd\geqtextcwd(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either tRCH or tRRH must be satisfied for a read cycle.
- 9. These parameters are referenced to $\overline{\sf CAS}$ falling edge in early write cycles and to $\overline{\sf W}$ falling edge in $\overline{\sf OE}$ controlled write cycle and read-modify-write cycles.
- 10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only.

 If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 11. These specifications are applied in the test mode.
- 12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 13. tasc≥6ns, Assume tT = 2.0ns
- 14. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going. If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 15. If trass≥100us, then RAS precharge time must use trps instead of trp.
- 16. For RAS-only refresh and burst CAS-before-RAS refresh mode, 4096(4K/8K) cycles of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
- 17. For distributed $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ with 15.6us interval $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.




READ CYCLE






WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN



WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : DOUT = OPEN








READ - MODIFY - WRITE CYCLE





HYPER PAGE READ CYCLE








HYPER PAGE WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN








HYPER PAGE READ-MODIFY-WRITE CYCLE







HYPER PAGE READ AND WRITE MIXED CYCLE






Undefined


RAS - ONLY REFRESH CYCLE*

NOTE : \overline{W} , \overline{OE} , DIN = Don't care
DOUT = OPEN




CAS - BEFORE - RAS REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



HIDDEN REFRESH CYCLE (READ)




^{*} In Hidden refresh cycle of 64Mb A-dile & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.



HIDDEN REFRESH CYCLE (WRITE)

NOTE: DOUT = OPEN









CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care



PACKAGE DIMENSION

