128M EDO DRAM (16-Mword × 8-bit) 8k refresh/4k refresh

HITACHI

ADE-203-1050C (Z) Rev. 3.0 Feb. 2, 2000

Description

The Hitachi HM5112805F, HM5113805F are 128M-bit dynamic RAMs organized as 16,777,216-word \times 8-bit. They have realized high performance and low power by employing CMOS process technology. HM5112805F, HM5113805F offer Extended Data Out (EDO) Page Mode as a high speed access mode. They are packaged in 32-pin plastic TSOPII.

Features

• Single 3.3 V supply: $3.3 \text{ V} \pm 0.3 \text{ V}$

• Access time: 60 ns (max)

Power dissipation

— Active: 720 mW (max) (HM5112805F)

792 mW (max) (HM5113805F)

— Standby: 3.6 mW (max) (CMOS interface)

: 1.8 mW (max) (CMOS interface) (L-version)

- EDO page mode capability
- · Refresh cycles
 - \overline{RAS} -only refresh

8192 cycles/64 ms (HM5112805F)

4096 cycles/64 ms (HM5113805F)

— CBR/Hidden refresh

4096 cycles/64 ms (HM5112805F, HM5113805F)




- 4 variations of refresh
 - RAS-only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)

Ordering Information

Type No.	Access time	Package
HM5112805FTD-6	60 ns	400-mil 32-pin plastic TSOP II (TTP-32DF)
HM5112805FLTD-6	60 ns	
HM5113805FTD-6	60 ns	
HM5113805FLTD-6	60 ns	


Pin Arrangement (HM5112805F)



Pin Description

Pin name	Function
A0 to A12	Address input — Row/Refresh address A0 to A12 — Column address A0 to A10
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌĒ	Output enable
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection


Pin Arrangement (HM5113805F)




Pin Description

Pin name	Function
A0 to A11	Address input — Row/Refresh address A0 to A11 — Column address A0 to A11
I/O0 to I/O7	Data input/output
RAS	Row address strobe
CAS	Column address strobe
WE	Write enable
ŌĒ	Output enable
V _{cc}	Power supply
V_{SS}	Ground
NC	No connection

Block Diagram (HM5112805F)



Block Diagram (HM5113805F)



Operation Table

RAS	CAS	WE	OE	I/O 0 to I/O 7	Operation
Н	×	×	×	High-Z	Standby
L	L	Н	L	Dout	Read cycle
L	L	L*2	×	Din	Early write cycle
L	L	L*2	Н	Din	Delayed write cycle
L	L	H to L	L to H	Dout/Din	Read-modify-write cycle
L	Н	×	×	High-Z	RAS-only refresh cycle
H to L	L	Н	×	High-Z	CAS-before-RAS refresh cycle
L	L	Н	Н	High-Z	Read cycle (Output disabled)

Notes: 1. H: V_{IH} (inactive), L: V_{IL} (active), \times : V_{IH} or V_{IL}

 $\begin{array}{ll} \text{2.} & t_{\text{WCS}} \geq 0 \text{ ns: Early write cycle} \\ & t_{\text{WCS}} < 0 \text{ ns: Delayed write cycle} \\ \end{array}$

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Terminal voltage on any pin relative to $V_{\mbox{\scriptsize ss}}$	V_T	-0.5 to V _{CC} + 0.5 (\leq 4.6 V (max))	V
Power supply voltage relative to V _{ss}	V _{cc}	-0.5 to +4.6	V
Short circuit output current	lout	50	mA
Power dissipation	P _T	1.0	W
Storage temperature	Tstg	-55 to +125	°C

DC Operating Conditions

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V _{cc}	3.0	3.3	3.6	V	1, 2
	V _{ss}	0	0	0	V	2
Input high voltage	V_{IH}	2.0	_	$V_{cc} + 0.3$	V	1
Input low voltage	V _{IL}	-0.3	_	0.8	V	1
Ambient temperature range	Та	0	_	70	°C	

Notes: 1. All voltage referred to V_{ss}.

2. The supply voltage with all V_{cc} pins must be on the same level. The supply voltage with all V_{ss} pins must be on the same level.

DC Characteristics (HM5112805F)

HN	151	12	80	5	F
----	-----	----	----	---	---

		-6			
Parameter	Symbol	Min	Max	Unit	Test conditions
Operating current*1, *2	I _{CC1}	_	200	mΑ	t _{RC} = min
Standby current	I _{CC2}	_	4	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		_	1	mA	$\frac{\text{CMOS interface}}{\text{RAS}, \ \text{CAS}} \geq \text{V}_{\text{CC}} - 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$
Standby current (L-version)	I _{CC2}	_	500	μА	$\frac{\text{CMOS interface}}{\text{RAS}, \text{CAS}} \geq \text{V}_{\text{CC}} - 0.2 \text{V}$ $\text{Dout} = \text{High-Z}$
RAS-only refresh current*2	I _{CC3}	_	200	mA	t _{RC} = min
Standby current*1	I _{CC5}	_	10	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	_	200	mΑ	$t_{RC} = min$
EDO page mode current*1, *3	I _{CC7}	_	200	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} cycle, $t_{HPC} = t_{HPC}$ min
Battery backup current*4 (Standby with CBR refresh) (L-version)	I _{CC10}	_	2.5	mA	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 15.6 μ s $t_{RAS} \le 0.3 \ \mu$ s
Self refresh mode current (L-version)	I _{CC11}	_	1.6	mA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	Iu	- 5	5	μΑ	0 V ≤ Vin ≤ V _{CC} + 0.3 V
Output leakage current	I _{LO}	- 5	5	μΑ	0 V ≤ Vout ≤ V _{CC} Dout = disable
Output high voltage	V _{OH}	2.4	V _{cc}	V	High lout = −2 mA
Output low voltage	V _{OL}	0	0.4	V	Low lout = 2 mA

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

- 2. Address can be changed once or less while \overline{RAS} = $V_{\scriptscriptstyle \parallel L}.$
- 3. Measured with one sequential address change per EDO cycle, $t_{\mbox{\tiny HPC}}.$
- $\label{eq:local_local_local_local} 4. \quad V_{_{IH}} \geq V_{_{CC}} 0.2 \ V, \ 0 \ V \leq V_{_{IL}} \leq 0.2 \ V.$

DC Characteristics (HM5113805F)

HM5113805F

-6

		•			
Parameter	Symbol	Min	Max	Unit	Test conditions
Operating current*1, *2	I _{CC1}	_	220	mA	$t_{RC} = min$
Standby current	I _{CC2}	_	4	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		_	1	mA	$\frac{\text{CMOS interface}}{\text{RAS}, \overline{\text{CAS}}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V}$ $\text{Dout} = \text{High-Z}$
Standby current (L-version)	I _{CC2}	_	500	μА	CMOS interface RAS, $\overline{\text{CAS}} \ge \text{V}_{\text{cc}} - 0.2 \text{ V}$ Dout = High-Z
RAS-only refresh current*2	I _{CC3}	_	220	mA	$t_{RC} = min$
Standby current*1	I _{CC5}	_	10	mA	RAS = V _{IH} , CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC6}	_	220	mΑ	$t_{RC} = min$
EDO page mode current*1, *3	I _{CC7}	_	200	mA	$\overline{RAS} = V_{IL}$, \overline{CAS} cycle, $t_{HPC} = t_{HPC}$ min
Battery backup current*4 (Standby with CBR refresh) (L-version)	I _{CC10}	_	2.5	mA	CMOS interface Dout = High-Z CBR refresh: t_{RC} = 15.6 μ s $t_{RAS} \le 0.3 \ \mu$ s
Self refresh mode current (L-version)	I _{CC11}	_	1.6	mA	CMOS interface RAS, CAS ≤ 0.2 V Dout = High-Z
Input leakage current	I _{LI}	- 5	5	μΑ	$0 \text{ V} \le \text{Vin} \le \text{V}_{CC} + 0.3 \text{ V}$
Output leakage current	I _{LO}	- 5	5	μА	$0 \text{ V} \leq \text{Vout} \leq \text{V}_{\text{CC}}$ Dout = disable
Output high voltage	V_{OH}	2.4	V _{cc}	V	High lout = −2 mA
Output low voltage	V _{OL}	0	0.4	V	Low lout = 2 mA

Notes: 1. I_{cc} depends on output load condition when the device is selected. I_{cc} max is specified at the output open condition.

- 2. Address can be changed once or less while \overline{RAS} = V_{IL} .
- 3. Measured with one sequential address change per EDO cycle, $t_{\mbox{\tiny HPC}}.$
- $4. \quad V_{\text{IH}} \geq V_{\text{CC}} 0.2 \text{ V}, \text{ 0 V} \leq V_{\text{IL}} \leq 0.2 \text{ V}.$

Capacitance (Ta = 25°C, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C _{I1}	_	7	pF	1
Input capacitance (Clocks)	C _{I2}	_	7	pF	1
Output capacitance (Data-in, Data-out)	C _{I/O}	_	8	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2. \overline{RAS} and \overline{CAS} = V_{IH} to disable Dout.

AC Characteristics (Ta = 0 to +70°C, V_{CC} = 3.3 V \pm 0.3 V, V_{SS} = 0 V) *1, *2, *19

Test Conditions

• Input rise and fall time: 2 ns

• Input pulse levels: $V_{IL} = 0 \text{ V}, V_{IH} = 3.0 \text{ V}$ • Input timing reference levels: 0.8 V, 2.0 V

Output timing reference levels: 0.8 V, 2.0 V

• Output load: 1 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	104	_	ns	
RAS precharge time	t _{RP}	40	_	ns	
CAS precharge time	t _{CP}	10	_	ns	
RAS pulse width	t _{RAS}	60	10000	ns	
CAS pulse width	t _{CAS}	10	10000	ns	
Row address setup time	t _{ASR}	0	_	ns	
Row address hold time	t _{RAH}	10	_	ns	
Column address setup time	t _{ASC}	0	_	ns	
Column address hold time	t _{CAH}	10	_	ns	
RAS to CAS delay time	t _{RCD}	14	45	ns	3
RAS to column address delay time	t _{RAD}	12	30	ns	4
RAS hold time	t _{RSH}	15	_	ns	
CAS hold time	t _{csh}	40	_	ns	
CAS to RAS precharge time	t _{CRP}	5	_	ns	
OE to Din delay time	t _{OED}	15	_	ns	5
OE delay time from Din	t _{DZO}	0	_	ns	6
CAS delay time from Din	t _{DZC}	0	_	ns	6
Transition time (rise and fall)	t _T	2	50	ns	7

Read Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Access time from RAS	t _{RAC}	_	60	ns	8, 9
Access time from CAS	t _{CAC}	_	15	ns	9, 10, 17
Access time from address	t _{AA}	_	30	ns	9, 11, 17
Access time from OE	t _{OEA}	_	15	ns	9
Read command setup time	t _{RCS}	0	_	ns	
Read command hold time to CAS	t _{RCH}	0	_	ns	12
Read command hold time from RAS	t _{RCHR}	60	_	ns	
Read command hold time to RAS	t _{RRH}	0	_	ns	12
Column address to RAS lead time	t _{RAL}	30	_	ns	
Column address to CAS lead time	t _{CAL}	18	_	ns	
CAS to output in low-Z	t _{CLZ}	0	_	ns	
Output data hold time	t _{oH}	3	_	ns	21
Output data hold time from OE	t _{oho}	3	_	ns	
Output buffer turn-off time	t _{OFF}	_	15	ns	13, 21
Output buffer turn-off to OE	t _{OEZ}	_	15	ns	13
CAS to Din delay time	t _{CDD}	15	_	ns	5
Output data hold time from RAS	t _{OHR}	3	_	ns	21
Output buffer turn-off to RAS	t _{OFR}	_	15	ns	13, 21
Output buffer turn-off to WE	t _{wez}	_	15	ns	13
WE to Din delay time	t _{wed}	15	_	ns	
RAS to Din delay time	t _{RDD}	15	_	ns	

Write Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Write command setup time	t _{wcs}	0	_	ns	14
Write command hold time	t _{wch}	10	_	ns	
Write command pulse width	t _{wP}	10	_	ns	
Write command to RAS lead time	t _{RWL}	15	_	ns	
Write command to CAS lead time	t _{CWL}	10	_	ns	
Data-in setup time	t _{DS}	0	_	ns	15
Data-in hold time	t _{DH}	10	_	ns	15

Read-Modify-Write Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
Read-modify-write cycle time	t _{RWC}	140	_	ns	
RAS to WE delay time	t _{RWD}	79	_	ns	14
CAS to WE delay time	t _{CWD}	34	_	ns	14
Column address to WE delay time	t _{AWD}	49	_	ns	14
OE hold time from WE	t _{OEH}	15	_	ns	

Refresh Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit Notes
CAS setup time (CBR refresh cycle)	t _{CSR}	5	_	ns
CAS hold time (CBR refresh cycle)	t_{CHR}	10	_	ns
WE setup time (CBR refresh cycle)	t _{WRP}	0	_	ns
WE hold time (CBR refresh cycle)	t _{wr}	10	_	ns
RAS precharge to CAS hold time	t _{RPC}	5	_	ns

EDO Page Mode Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode cycle time	t _{HPC}	25	_	ns	20
EDO page mode RAS pulse width	t _{RASP}	_	100000	ns	16
Access time from CAS precharge	t _{CPA}	_	35	ns	9, 17
RAS hold time from CAS precharge	t _{CPRH}	35	_	ns	
Output data hold time from CAS low	t _{DOH}	3	_	ns	9, 22
CAS hold time referred OE	t _{COL}	10	_	ns	
CAS to OE setup time	t _{COP}	5	_	ns	
Read command hold time from CAS precharge	t _{RCHC}	35	_	ns	
Write pulse width during CAS precharge	e t _{wpe}	10	_	ns	
OE precharge time	t _{OEP}	10	_	ns	

EDO Page Mode Read-Modify-Write Cycle

HM5112805F/HM5113805F

-6

Parameter	Symbol	Min	Max	Unit	Notes
EDO page mode read-modify-write cycle time	t _{HPRWC}	68	_	ns	
WE delay time from CAS precharge	t _{CPW}	54	_	ns	14

$\pmb{Refresh}(HM5112805F)$

Parameter	Symbol	Max	Unit	Notes
Refresh period	t _{REF}	64	ms	8192 cycles
Refresh period (L-version)	t _{REF}	64	ms	8192 cycles

$\pmb{Refresh}(HM5113805F)$

Parameter	Symbol	Max	Unit	Notes
Refresh period	t _{REF}	64	ms	4096 cycles
Refresh period (L-version)	t _{REF}	64	ms	4096 cycles

Self Refresh Mode (L-version)

HM5112805FL/HM5113805FL

		-0			
Parameter	Symbol	Min	Max	Unit	Notes
RAS pulse width (self refresh)	t _{RASS}	100	_	μs	25
RAS precharge time (self refresh)	t _{RPS}	110	_	ns	25
CAS hold time (self refresh)	t _{chs}	-50	_	ns	

Notes: 1. AC measurements assume $t_T = 2 \text{ ns.}$


- 2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
- 3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, than the access time is controlled exclusively by t_{CAC} .
- 4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 5. Either t_{OED} or t_{CDD} must be satisfied.
- 6. Either t_{DZO} or t_{DZC} must be satisfied.
- 7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
- 8. Assumes that $t_{\text{RCD}} \le t_{\text{RCD}}$ (max) and $t_{\text{RAD}} \le t_{\text{RAD}}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
- 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
- 10. Assumes that $t_{RCD} \ge t_{RCD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\ge t_{RAD} + t_{AA}$ (max).
- 11. Assumes that $t_{RAD} \ge t_{RAD}$ (max) and $t_{RCD} + t_{CAC}$ (max) $\le t_{RAD} + t_{AA}$ (max).
- 12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
- 13. t_{OFF} (max), t_{OEZ} (max), t_{WEZ} (max) and t_{OFR} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \ge t_{WCS}$ (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t_{RWD} (min), $t_{CWD} \ge t_{CWD}$ (min), and $t_{AWD} \ge t_{AWD}$ (min), or $t_{CWD} \ge t_{CWD}$ (min), $t_{AWD} \ge t_{AWD}$ (min) and $t_{CPW} \ge t_{CPW}$ (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. t_{DS} and t_{DH} are referred to CAS leading edge in early write cycles and to WE leading edge in delayed write or read-modify-write cycles.
- 16. t_{RASP} defines RAS pulse width in EDO page mode cycles.
- 17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
- 18. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
- 19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large $V_{\rm CC}/V_{\rm SS}$ line noise, which causes to degrade $V_{\rm IH}$ min/ $V_{\rm IL}$ max level.

- 20. t_{HPC} (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode \overline{RAS} cycle (EDO page mode mix cycle (1), (2)), minimum value of \overline{CAS} cycle ($t_{CAS} + t_{CP} + 2 t_{T}$) becomes greater than the specified t_{HPC} (min) value. The value of \overline{CAS} cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
- 21. Data output turns off and becomes high impedance from later rising edge of \overline{RAS} and \overline{CAS} . Hold time and turn off time are specified by the timing specifications of later rising edge of \overline{RAS} and \overline{CAS} between t_{OHR} and t_{OH} and between t_{OFR} and t_{OFF} .
- 22. t_{DOH} defines the time at which the output level go cross. $V_{OL} = 0.8 \text{ V}$, $V_{OH} = 2.0 \text{ V}$ of output timing reference level.
- 23. Before and after self refresh mode, execute CBR refresh to all refresh addresses in or within 64 ms period on the condition a and b below.
 - Enter self refresh mode within 15.6 μs after either burst refresh or distributed refresh at equal interval to all refresh addresses are completed.
 - Start burst refresh or distributed refresh at equal interval to all refresh addresses within 15.6μs after exiting from self refresh mode.
- 24. In case of entering from RAS-only-refresh, it is necessary to execute CBR refresh before and after self refresh mode according as note 23.
- 25 At $t_{\text{RASS}} > 100~\mu\text{s}$, self refresh mode is activated, and not activated at $t_{\text{RASS}} < 10~\mu\text{s}$. It is undefined within the range of 10 $\mu\text{s} \le t_{\text{RASS}} \le 100~\mu\text{s}$. For $t_{\text{RASS}} \ge 10~\mu\text{s}$, it is necessary to satisfy t_{RPS} .
- 26. XXX: H or L (H: V_{IH} (min) $\leq V_{IN} \leq V_{IH}$ (max), L: V_{IL} (min) $\leq V_{IN} \leq V_{IL}$ (max)) //////: Invalid Dout


When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

Timing Waveforms*26


Read Cycle




Early Write Cycle




Delayed Write Cycle*18




Read-Modify-Write Cycle*18




RAS-Only Refresh Cycle




\overline{CAS} -Before- \overline{RAS} Refresh Cycle




Hidden Refresh Cycle




EDO Page Mode Read Cycle (1)




EDO Page Mode Read Cycle (2)




EDO Page Mode Early Write Cycle




EDO Page Mode Delayed Write Cycle*¹⁸




EDO Page Mode Read-Modify-Write Cycle*18




EDO Page Mode Mix Cycle (1)*20



EDO Page Mode Mix Cycle (2) *20




Self Refresh Cycle (L-version)* 23, 24, 25



Package Dimensions

HM5112805FTD/FLTD HM5113805FTD/FLTD (TTP-32DF)



Cautions

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as failsafes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACH

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

NorthAmerica http:semiconductor.hitachi.com/ URL Europe

http://www.hitachi-eu.com/hel/ecg Asia (Singapore) Asia (Taiwan) Asia (HongKong) http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm

http://www.hitachi.co.jp/Sicd/index.htm Japan

For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive. San Jose, CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000

Fax: <44> (1628) 778322

Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167 Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180

Hitachi Asia (Hong Kong) Ltd. Group III (Electronic Components) 7/F., North Tower, World Finance Centre Harbour City, Canton Road, Tsim Sha Tsui, Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

Telex: 40815 HITEC HX

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
0.0	May. 19, 1999	Initial issue	M. Kawamura	M. Mishima
1.0	Nov. 8, 1999	Deletion of Preliminary	M. Kawamura	Y. Kasama
2.0	Dec. 6, 1999	DC Characteristics I _{CC10} (L-version) max: 2/2 mA to 2.5/2.5 mA	M. Kawamura	Y. Kasama
3.0	Feb. 2, 2000	Change of datasheet tittle: HM5112805F Series, HM5113805F Series to HM5112805F-6, HM5113805F-6		