
International Rectifier

HEXEET® Power MOSEET

- Dynamic dv/dt Rating
- Repetitive Avalanche Rated
- P-Channel
- 175°C Operating Temperature
- Fast Switching
- Ease of Paralleling
- Simple Drive Requirements



$$V_{DSS} = -100V$$


$$R_{DS(on)} = 0.30\Omega$$

$$I_{D} = -12A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, VGS @ -10 V	-12	
I _D @ T _C = 100°C	Continuous Drain Current, VGS @ -10 V	-8.2	A
IDM	Pulsed Drain Current ①	-48	
$P_D @ T_C = 25^{\circ}C$	Power Dissipation	88	W
	Linear Derating Factor	0.59	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	400	mJ
I _{AR}	Avalanche Current ①	-12	A
EAR	Repetitive Avalanche Energy ①	8.8	mJ
dv/dt	Peak Diode Recovery dv/dt ③	-5.5	V/ns
TJ	Operating Junction and	-55 to +175	
TSTG	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
•	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Rejc	Junction-to-Case	_	_	1.7	
R _{ecs}	Case-to-Sink, Flat, Greased Surface		0.50	_	°C/W
ReJA	Junction-to-Ambient	_	_	62	



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	-100	_	_	٧	V _{GS} =0V, I _D =-250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	-0.10	_	V/°C	Reference to 25°C, I _D =-1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	_	_	0.30	Ω	V _{GS} =-10V, I _D =-7.2A ④
V _{GS(th)}	Gate Threshold Voltage	-2.0	_	-4.0	V	V _{DS} =V _{GS} , I _D =-250μA
g _{fs}	Forward Transconductance	3.7	_	_	S	V _{DS} =-50V, I _D =-7.2A ④
1	Due in the Course I asked as Course	_		-100		V _{DS} =-100V, V _{GS} =0V
IDSS	Drain-to-Source Leakage Current		_	-500	μΑ	V _{DS} =-80V, V _{GS} =0V, T _J =150°C
1	Gate-to-Source Forward Leakage	l –		-100	nA	V _{GS} =-20V
IGSS	Gate-to-Source Reverse Leakage	_		100	nA	V _{GS} =20V
Q_g	Total Gate Charge	_	_	38		I _D =-12A
Q _{gs}	Gate-to-Source Charge	_	_	6.8	nC	V _{DS} =-80V
Q _{gd}	Gate-to-Drain ("Miller") Charge	_	_	21		V _{GS} =-10V See Fig. 6 and 13 @
t _{d(on)}	Turn-On Delay Time	_	12			V _{DD} =-50V
tr	Rise Time	_	52	_	ns	I _D =-12A
t _{d(off)}	Turn-Off Delay Time		31	_	113	R _G =12Ω
tr	Fall Time	_	39	_		R _D =3.9Ω See Figure 10 @
L _D	Internal Drain Inductance	_	4.5	_	nН	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	_	7.5		1167	from package and center of die contact
Ciss	Input Capacitance	_	860	_		V _{GS} =0V
Coss	Output Capacitance	_	340	_	рF	V _{DS} =-25V
Crss	Reverse Transfer Capacitance		93	_		f=1.0MHz See Figure 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)	_	_	-12	Α	MOSFET symbol showing the
Іѕм	Pulsed Source Current (Body Diode) ①	_	_	-48		integral reverse p-n junction diode.
V _{SD}	Diode Forward Voltage		_	-6.3	٧	T _J =25°C, I _S =-12A, V _{GS} =0V ④
t _{rr}	Reverse Recovery Time	-	120	240	ns	T _J =25°C, I _F =-12A
Qrr	Reverse Recovery Charge	-	0.46	0.92	μC	di/dt=100A/μs ④
ton	Forward Tum-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)			

Notes:

- Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ I_{SD}≤-12A, di/dt≤140A/μs, V_{DD}≤V(BR)DSS, T_J≤175°C
- ④ Pulse width ≤ 300 μ s; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, Tc=25°C




Fig 2. Typical Output Characteristics, Tc=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit – See page 1506

Appendix B: Package Outline Mechanical Drawing - See page 1509

Appendix C: Part Marking Information – See page 1516 **Appendix E:** Optional Leadforms – See page 1525

