256MB Buffered EDO DRAM DIMM 32-Mword × 72-bit, 4k Refresh, 2 Bank Module (36 pcs of 16M × 4 components)

# **HITACHI**

ADE-203-1124 (Z) Preliminary Rev. 0.0 Sep. 30, 1999

#### **Description**

The HB56UW3272ETK belongs to 8-byte DIMM (Dual in-line Memory Module) family, and has been developed an optimized main memory solution for 4 and 8-byte processor applications. The HB56UW3272ETK is 32 M × 72 Dynamic RAM Module, mounted 36 pieces of 64-Mbit DRAM (HM5165405) sealed in TSOP package and 2 pieces of 16-bit line driver sealed in TSSOP package. The HB56UW3272ETK offers Extended Data Out (EDO) Page Mode as a high speed access mode. An outline of the HB56UW3272ETK is 168-pin socket type package (dual lead out). Therefore, the HB56UW3272ETK makes high density mounting possible without surface mount technology. The HB56UW3272ETK provides common data inputs and outputs. Decoupling capacitors are mounted beside each TSOP on the module board.

#### **Features**

• 168-pin socket type package (Dual lead out)

— Outline: 133.35 mm (Length) × 53.34 mm (Height) × 4.00 mm (Thickness)

— Lead pitch: 1.27 mm

• Single 3.3 V supply:  $3.3 \pm 0.3$ V

High speed

— Access time:  $t_{RAC} = 50 \text{ ns/}60 \text{ ns (max)}$ 

— Access time:  $t_{CAC} = 18 \text{ ns}/20 \text{ ns (max)}$ 

• Low power dissipation

— Active mode: 8.78 W/7.49 W (max)

— Standby mode (TTL): 295.2 mW (max)

• JEDEC standard outline buffered 8-byte DIMM

• Buffered input except  $\overline{RAS}$  and DQ

• 4-byte interleave enabled, dual address input (A0/B0)

Preliminary: The specification of this device are subject to change without notice. Please contact your nearest Hitachi's Sales Dept. regarding specification.




- EDO page mode capability
- 4096 refresh cycles: 64 ms
- 2 variations of refresh
  - $\overline{RAS}$ -only refresh
  - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$  refresh

### **Ordering Information**

Type No.	Access time	Package	Contact pad
HB56UW3272ETK-5F HB56UW3272ETK-6F	50 ns 60 ns	168-pin dual lead out socket type	Gold

### **Pin Arrangement**



Pin No.	Signal na	me Pin No.	Signal na	me Pin No.	Signal na	me Pin No.	Signal name
1	V <sub>ss</sub>	43	V <sub>ss</sub>	85	V <sub>ss</sub>	127	V <sub>ss</sub>
2	DQ0	44	ŌE2	86	DQ36	128	NC
3	DQ1	45	RE2	87	DQ37	129	RE3
4	DQ2	46	CE4	88	DQ38	130	CE5
5	DQ3	47	NC	89	DQ39	131	NC
6	V <sub>cc</sub>	48	WE2	90	V <sub>cc</sub>	132	PDE
7	DQ4	49	V <sub>cc</sub>	91	DQ40	133	V <sub>cc</sub>
8	DQ5	50	NC	92	DQ41	134	NC
9	DQ6	51	NC	93	DQ42	135	NC
10	DQ7	52	DQ18	94	DQ43	136	DQ54
11	DQ8	53	DQ19	95	DQ44	137	DQ55
12	V <sub>ss</sub>	54	V <sub>SS</sub>	96	V <sub>SS</sub>	138	V <sub>SS</sub>
13	DQ9	55	DQ20	97	DQ45	139	DQ56
14	DQ10	56	DQ21	98	DQ46	140	DQ57
15	DQ11	57	DQ22	99	DQ47	141	DQ58

## Pin Arrangement (cont)

Pin No.	Signal na	me Pin No.	Signal nam	e Pin No.	Signal na	me Pin No.	Signal name
16	DQ12	58	DQ23	100	DQ48	142	DQ59
17	DQ13	59	V <sub>cc</sub>	101	DQ49	143	V <sub>cc</sub>
18	V <sub>cc</sub>	60	DQ24	102	V <sub>cc</sub>	144	DQ60
19	DQ14	61	NC	103	DQ50	145	NC
20	DQ15	62	NC	104	DQ51	146	NC
21	DQ16	63	NC	105	DQ52	147	NC
22	DQ17	64	NC	106	DQ53	148	NC
23	$V_{ss}$	65	DQ25	107	$V_{ss}$	149	DQ61
24	NC	66	DQ26	108	NC	150	DQ62
25	NC	67	DQ27	109	NC	151	DQ63
26	V <sub>cc</sub>	68	V <sub>ss</sub>	110	V <sub>cc</sub>	152	V <sub>ss</sub>
27	WE0	69	DQ28	111	NC	153	DQ64
28	CE0	70	DQ29	112	CE1	154	DQ65
29	NC	71	DQ30	113	NC	155	DQ66
30	RE0	72	DQ31	114	RE1	156	DQ67
31	ŌĒ0	73	V <sub>cc</sub>	115	NC	157	V <sub>cc</sub>
32	V <sub>ss</sub>	74	DQ32	116	V <sub>ss</sub>	158	DQ68
33	A0	75	DQ33	117	A1	159	DQ69
34	A2	76	DQ34	118	A3	160	DQ70
35	A4	77	DQ35	119	A5	161	DQ71
36	A6	78	V <sub>SS</sub>	120	A7	162	V <sub>SS</sub>
37	A8	79	PD1	121	A9	163	PD2
38	A10	80	PD3	122	A11	164	PD4
39	NC	81	PD5	123	NC	165	PD6
40	V <sub>cc</sub>	82	PD7	124	V <sub>cc</sub>	166	PD8
41	NC	83	ID0 (V <sub>SS</sub> )	125	NC	167	ID1 (V <sub>SS</sub> )
42	NC	84	V <sub>cc</sub>	126	В0	168	V <sub>cc</sub>

### **Pin Description**


Pin name	Function	
A0 to A11, B0	Address input	
	Row address (D0 to D35) A0 to A11, B0	)
	Column address (D0 to D35) A0 to A11, B0	)
	Refresh address (D0 to D35) A0 to A11, B0	)
DQ0 to DQ71	Data input/output	
RE0 to RE3	Row address strobe (RAS)	
CE0, CE1, CE4, CE5	Column address strobe (CAS)	
WE0, WE2	Read/Write enable	
ŌE0, ŌE2	Output enable	
PD1 to PD8	Presence detect	
ID0 , ID1	ID bit	
PDE	Presence detect enable	
V <sub>cc</sub>	Power supply	
V <sub>ss</sub>	Ground	
NC	No connection	

## Presence Detect Pin Assignment (Controlled by $\overline{PDE}$ pin)

		PDE = Low		PDE = High
Pin name	Pin No.	50 ns	60ns	All
PD1	79	1	1	High-Z
PD2	163	0	0	High-Z
PD3	80	0	0	High-Z
PD4	164	0	0	High-Z
PD5	81	1	1	High-Z
PD6	165	0	1	High-Z
PD7	82	0	1	High-Z
PD8	166	0	0	High-Z

Note: 1: High level (driver output). 0: Low level (driver output)

#### **Block Diagram**



### **Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit
Terminal voltageon any pin relative to $V_{\rm ss}$	V <sub>T</sub>	-0.5 to +4.6	V
Power supplyvoltage relative to V <sub>SS</sub>	V <sub>cc</sub>	-0.5 to +4.6	V
Short circuit output current	lout	50	mA
Power dissipation	P <sub>T</sub>	19	W
Storage temperature	Tstg	-55 to +125	°C

#### **DC Operating Conditions**

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply voltage	V <sub>cc</sub>	3.0	3.3	3.6	V	1, 2
	V <sub>SS</sub>	0	0	0	V	2
Input high voltage	$V_{\text{IH}}$	2.0	_	$V_{cc} + 0.3$	V	1
Input low voltage	V <sub>IL</sub>	-0.3	_	0.8	V	1
Ambient temperature range	Та	0	_	70	°C	

Notes: 1. All voltage referred to  $V_{\rm SS}$ .

<sup>2.</sup> The supply voltage with all  $V_{cc}$  pins must be on the same level. The supply voltage with all  $V_{ss}$  pins must be on the same level.

#### **DC** Characteristics

#### **HB56UW3272ETK**

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Test conditions
Operating current*1, *2	I <sub>CC1</sub>	_	2440	_	2080	mΑ	t <sub>RC</sub> = min
Standby current	I <sub>CC2</sub>	_	82	_	82	mA	TTL interface RAS, CAS = V <sub>IH</sub> Dout = High-Z
		_	28	_	28	mA	$\frac{\text{CMOS interface}}{\text{RAS},  \text{CAS}} \geq \text{V}_{\text{cc}} - 0.2  \text{V}$ $\text{Dout} = \text{High-Z}$
RAS-only refresh current*2	I <sub>CC3</sub>	_	2440	_	2080	mA	t <sub>RC</sub> = min
Standby current*1	I <sub>CC5</sub>	_	190	_	190	mA	$\overline{RAS} = V_{IH}, \overline{CAS} = V_{IL}$ Dout = enable
CAS-before-RAS refresh current	I <sub>CC6</sub>	_	2440	_	2080	mA	t <sub>RC</sub> = min
EDO page mode current*1, *3	I <sub>CC7</sub>	_	2080	_	1900	mA	$\overline{RAS} = V_{IL}$ , $\overline{CAS}$ cycle, $t_{HPC} = t_{HPC}$ min
Input leakage current	I <sub>LI</sub>	<b>-</b> 5	5	<b>-</b> 5	5	μΑ	$0 \text{ V} \le \text{Vin} \le \text{V}_{CC} + 0.3 \text{ V}$
Output leakage current	I <sub>LO</sub>	<b>-</b> 5	5	<b>–</b> 5	5	μА	$0 \text{ V} \le \text{Vout} \le \text{V}_{\text{CC}}$ Dout = disable
Output high voltage	V <sub>OH</sub>	2.4	V <sub>cc</sub>	2.4	V <sub>cc</sub>	V	High lout = −2 mA
Output low voltage	V <sub>oL</sub>	0	0.4	0	0.4	V	Low lout = 2 mA

- Notes: 1. I<sub>CC</sub> depends on output load condition when the device is selected. I<sub>CC</sub> max is specified at the output open condition.
  - 2. Address can be changed once or less while  $\overline{RAS} = V_{IL}$ .
  - 3. Measured with one sequential address change per EDO cycle,  $t_{HPC}$ .

### Capacitance (Ta = 25°C, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ )

Parameter	Symbol	Тур	Max	Unit	Notes
Input capacitance (Address)	C <sub>I1</sub>	_	20	pF	1
Input capacitance (CAS, WE, OE)	C <sub>I2</sub>	_	20	pF	1
Input capacitance (RAS)	C <sub>I3</sub>	_	78	pF	1
I/O capacitance (DQ)	C <sub>I/O</sub>	_	27	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.

2.  $\overline{CAS} = V_{IH}$  to disable Dout.

**AC Characteristics** (Ta = 0 to +70°C,  $V_{CC}$  = 3.3 V  $\pm$  0.3 V,  $V_{SS}$  = 0 V) \*1, \*2, \*19

#### **Test Conditions**

• Input rise and fall time: 2 ns

• Input levels:  $V_{IL} = 0 \text{ V}, V_{IH} = 3 \text{ V}$ 

Input timing reference levels: 0.8 V, 2.0 V
Output timing reference levels: 0.8 V, 2.0 V

• Output load:  $1 \text{ TTL gate} + C_L (100 \text{ pF}) (Including scope and jig)$ 

#### Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t <sub>RC</sub>	84	_	104	_	ns	
RAS precharge time	t <sub>RP</sub>	30	_	40	_	ns	
CAS precharge time	t <sub>CP</sub>	8	_	10	_	ns	
RAS pulse width	t <sub>RAS</sub>	50	10000	60	10000	ns	
CAS pulse width	$t_{\sf CAS}$	8	10000	10	10000	ns	
Row address setup time	t <sub>ASR</sub>	5	_	5	_	ns	
Row address hold time	$t_{RAH}$	8	_	10	_	ns	
Column address setup time	t <sub>ASC</sub>	0	_	0	_	ns	
Column address hold time	t <sub>cah</sub>	8	_	10	_	ns	
RAS to CAS delay time	$t_{\sf RCD}$	12	32	14	40	ns	3
RAS to column address delay time	$t_{RAD}$	10	20	12	25	ns	4
RAS hold time	t <sub>RSH</sub>	18	_	20	_	ns	
CAS hold time	t <sub>CSH</sub>	35	_	40	_	ns	
CAS to RAS precharge time	t <sub>CRP</sub>	10	_	10	_	ns	
OE to Din delay time	t <sub>OED</sub>	18	_	20	_	ns	5
OE delay time from Din	t <sub>DZO</sub>	0	_	0	_	ns	6
CAS delay time from Din	t <sub>DZC</sub>	0	_	0	_	ns	6
Transition time (rise and fall)	t <sub>T</sub>	2	50	2	50	ns	7

### Read Cycle

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Access time from RAS	t <sub>RAC</sub>	_	50	_	60	ns	8, 9
Access time from CAS	t <sub>CAC</sub>	_	18	_	20	ns	9, 10, 17
Access time from address	t <sub>AA</sub>	_	30	_	35	ns	9, 11, 17
Access time from OE	$t_{\sf OEA}$	_	18	_	20	ns	9
Read command setup time	t <sub>RCS</sub>	0	_	0	_	ns	
Read command hold time to CAS	t <sub>RCH</sub>	0	_	0	_	ns	12
Read command hold time from RAS	t <sub>RCHR</sub>	50	_	60	_	ns	
Read command hold time to RAS	t <sub>RRH</sub>	0	_	0	_	ns	12
Column address to RAS lead time	$t_{RAL}$	30	_	35	_	ns	
Column address to CAS lead time	t <sub>CAL</sub>	15	_	18	_	ns	
CAS to output in low-Z	t <sub>CLZ</sub>	2	_	2	_	ns	
Output data hold time	t <sub>oh</sub>	3	_	3	_	ns	21
Output data hold time from OE	t <sub>oho</sub>	3	_	3	_	ns	
Output buffer turn-off time	$t_{OFF}$	_	18	_	20	ns	13, 21
Output buffer turn-off to OE	t <sub>OEZ</sub>	_	18	_	20	ns	13
CAS to Din delay time	t <sub>CDD</sub>	18	_	20	_	ns	5
Output data hold time from RAS	$t_{OHR}$	3	_	3	_	ns	21
Output buffer turn-off to RAS	t <sub>OFR</sub>	_	13	_	15	ns	13, 21
Output buffer turn-off to WE	t <sub>wez</sub>	_	18	_	20	ns	13
WE to Din delay time	t <sub>WED</sub>	18	_	20	_	ns	
RAS to Din delay time	t <sub>RDD</sub>	13	_	15	_	ns	

### Write Cycle

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write command setup time	t <sub>wcs</sub>	0	_	0	_	ns	14
Write command hold time	t <sub>wch</sub>	8	_	10	_	ns	
Write command pulse width	$t_{WP}$	8	_	10	_	ns	
Write command to RAS lead time	t <sub>RWL</sub>	18	_	20	_	ns	
Write command to CAS lead time	t <sub>cwL</sub>	8	_	10	_	ns	
Data-in setup time	t <sub>DS</sub>	0	_	0	_	ns	15
Data-in hold time	t <sub>DH</sub>	13	_	15	_	ns	15

### Read-Modify-Write Cycle

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t <sub>RWC</sub>	116	_	140	_	ns	
RAS to WE delay time	$t_{RWD}$	72	_	84	_	ns	14
CAS to WE delay time	t <sub>CWD</sub>	30	_	34	_	ns	14
Column address to WE delay time	t <sub>AWD</sub>	42	_	49	_	ns	14
OE hold time from WE	t <sub>OEH</sub>	13	_	15	_	ns	

### **Refresh Cycle**

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
CAS setup time (CBR refresh cycle)	t <sub>CSR</sub>	10	_	10	_	ns	
CAS hold time (CBR refresh cycle)	t <sub>CHR</sub>	8	_	10	_	ns	
WE setup time (CBR refresh cycle)	t <sub>WRP</sub>	5	_	5	_	ns	
WE hold time (CBR refresh cycle)	t <sub>wr</sub>	8	_	10	_	ns	
RAS precharge to CAS hold time	t <sub>RPC</sub>	5	_	5	_	ns	

### **EDO Page Mode Cycle**

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
EDO page mode cycle time	t <sub>HPC</sub>	20	_	25	_	ns	20
EDO page mode $\overline{\rm RAS}$ pulse width	$t_{RASP}$	_	100000		100000	ns	16
Access time from CAS precharge	t <sub>CPA</sub>	_	33	_	40	ns	9, 17
RAS hold time from CAS precharge	t <sub>CPRH</sub>	33	_	40	_	ns	
Output data hold time from CAS low	$t_{DOH}$	3	_	3	_	ns	9, 22
CAS hold time referred OE	t <sub>col</sub>	8	_	10	_	ns	
CAS to OE setup time	t <sub>COP</sub>	5	_	5	_	ns	
Read command hold time from CAS precharge	t <sub>RCHC</sub>	28	_	35		ns	
Write pulse width during CAS precharge	t <sub>WPE</sub>	8	_	10	_	ns	
OE precharge time	t <sub>OEP</sub>	8	_	10	_	ns	

#### **EDO Page Mode Read-Modify-Write Cycle**

		50 ns		60 ns			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
EDO page mode read- modify-write cycle time	t <sub>HPRWC</sub>	57	_	68	_	ns	
WE delay time from CAS precharge	t <sub>CPW</sub>	45	_	54	_	ns	14

#### Refresh

Parameter	Symbol	Max	Unit	Notes
Refresh period	t <sub>REF</sub>	64	ms	4096 cycles

Notes: 1. AC measurements assume  $t_T = 2 \text{ ns.}$ 

- 2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing RAS-only refresh or CAS-before-RAS refresh).
- 3. Operation with the  $t_{RCD}$  (max) limit insures that  $t_{RAC}$  (max) can be met,  $t_{RCD}$  (max) is specified as a reference point only; if  $t_{RCD}$  is greater than the specified  $t_{RCD}$  (max) limit, than the access time is controlled exclusively by  $t_{CAC}$ .
- 4. Operation with the t<sub>RAD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met, t<sub>RAD</sub> (max) is specified as a reference point only; if t<sub>RAD</sub> is greater than the specified t<sub>RAD</sub> (max) limit, then access time is controlled exclusively by t<sub>AA</sub>.
- 5. Either  $t_{\text{OED}}$  or  $t_{\text{CDD}}$  must be satisfied.
- 6. Either t<sub>DZO</sub> or t<sub>DZC</sub> must be satisfied.
- 7. V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IH</sub> (min) and V<sub>IL</sub> (max).
- 8. Assumes that  $t_{RCD} \le t_{RCD}$  (max) and  $t_{RAD} \le t_{RAD}$  (max). If  $t_{RCD}$  or  $t_{RAD}$  is greater than the maximum recommended value shown in this table,  $t_{RAC}$  exceeds the value shown.
- 9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
- 10. Assumes that  $t_{RCD} \ge t_{RCD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\ge t_{RAD} + t_{AA}$  (max).
- 11. Assumes that  $t_{RAD} \ge t_{RAD}$  (max) and  $t_{RCD} + t_{CAC}$  (max)  $\le t_{RAD} + t_{AA}$  (max).
- 12. Either t<sub>RCH</sub> or t<sub>RRH</sub> must be satisfied for a read cycles.
- 13. t<sub>OFF</sub> (max), t<sub>OEZ</sub> (max), t<sub>WEZ</sub> (max) and t<sub>OFR</sub> (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
- 14.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$ ,  $t_{AWD}$  and  $t_{CPW}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if  $t_{WCS} \ge t_{WCS}$  (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if  $t_{RWD}$  (min),  $t_{CWD} \ge t_{CWD}$  (min), and  $t_{AWD} \ge t_{AWD}$  (min), or  $t_{CWD} \ge t_{CWD}$  (min),  $t_{AWD} \ge t_{AWD}$  (min) and  $t_{CPW} \ge t_{CPW}$  (min), the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 15. t<sub>DS</sub> and t<sub>DH</sub> are referred to <del>CAS</del> leading edge in early write cycles and to <del>WE</del> leading edge in delayed write or read-modify-write cycles.
- 16.  $t_{RASP}$  defines  $\overline{RAS}$  pulse width in EDO page mode cycles.
- 17. Access time is determined by the longest among  $t_{AA}$ ,  $t_{CAC}$  and  $t_{CPA}$ .
- 18. In delayed write or read-modify-write cycles,  $\overline{OE}$  must disable output buffer prior to applying data to the device.

- 19. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large  $V_{cc}/V_{ss}$  line noise, which causes to degrade  $V_{IH}$  min/ $V_{IL}$  max level.
- 20.  $t_{HPC}$  (min) can be achieved during a series of EDO page mode write cycles or EDO page mode read cycles. If both write and read operation are mixed in a EDO page mode  $\overline{RAS}$  cycle (EDO page mode mix cycle (1), (2)), minimum value of  $\overline{CAS}$  cycle ( $t_{CAS} + t_{CP} + 2 t_{T}$ ) becomes greater than the specified  $t_{HPC}$  (min) value. The value of  $\overline{CAS}$  cycle time of mixed EDO page mode is shown in EDO page mode mix cycle (1) and (2).
- 21. Data output turns off and becomes high impedance from later rising edge of RAS and CAS.


  Hold time and turn off time are specified by the timing specifications of later rising edge of RAS and CAS between t<sub>OHR</sub> and t<sub>OH</sub> and between t<sub>OFR</sub> and t<sub>OFF</sub>.
- 22.  $t_{DOH}$  defines the time at which the output level go cross.  $V_{OL} = 0.8 \text{ V}$ ,  $V_{OH} = 2.0 \text{ V}$  of output timing reference level.
- 23. XXX: H or L (H:  $V_{IH}$  (min)  $\leq V_{IN} \leq V_{IH}$  (max), L:  $V_{IL}$  (min)  $\leq V_{IN} \leq V_{IL}$  (max))

/////: Invalid Dout


When the address, clock and input pins are not described on timing waveforms, their pins must be applied  $V_{IH}$  or  $V_{IL}$ .

### Timing Waveforms\*23


#### **Read Cycle**




#### **Early Write Cycle**




### Delayed Write Cycle\*18




#### Read-Modify-Write Cycle\*18




### **RAS-Only Refresh Cycle**




### $\overline{CAS}$ -Before- $\overline{RAS}$ Refresh Cycle




#### **EDO Page Mode Read Cycle (1)**




#### **EDO Page Mode Read Cycle (2)**




#### **EDO Page Mode Early Write Cycle**




#### **EDO Page Mode Delayed Write Cycle\*18**




#### EDO Page Mode Read-Modify-Write Cycle\*18



#### **EDO Page Mode Mix Cycle (1)\***<sup>20</sup>




#### EDO Page Mode Mix Cycle (2)\*20



#### **Physical Outline**

#### **HB56UW3272ETK Series**



#### **Cautions**

- 1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
- 2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
- 3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
- 4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
- 5. This product is not designed to be radiation resistant.
- 6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
- 7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

# **HITACHI**

#### Hitachi, Ltd.

Semiconductor & Integrated Circuits. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

URL NorthAmerica : http:semiconductor.hitachi.com/

NorthAmerica Europe Asia (Singapore) Asia (Taiwan) Asia (HongKong)

http://www.hitachi-eu.com/hel/ecg http://www.has.hitachi.com.sg/grp3/sicd/index.htm http://www.hitachi.com.tw/E/Product/SICD\_Frame.htm http://www.hitachi.com.hk/eng/bo/grp3/index.htm

Japan : http://www.hitachi.co.jp/Sicd/indx.htm

#### For further information write to:

Hitachi Semiconductor (America) Inc. 179 East Tasman Drive, San Jose,CA 95134 Tel: <1> (408) 433-1990 Fax: <1>(408) 433-0223 Hitachi Europe GmbH Electronic components Group Dornacher Straße 3 D-85622 Feldkirchen, Munich Germany Tel: <49> (89) 9 9180-0 Fay: <49> (89) 9 29 30 00

Fax: <49> (89) 9 29 30 00 Hitachi Europe Ltd. Electronic Components Group. Whitebrook Park Lower Cookham Road Maidenhead

Berkshire SL6 8YA, United Kingdom Tel: <44> (1628) 585000 Fax: <44> (1628) 778322 Hitachi Asia Pte. Ltd. 16 Collyer Quay #20-00 Hitachi Tower Singapore 049318 Tel: 535-2100 Fax: 535-1533

Hitachi Asia Ltd. Taipei Branch Office 3F, Hung Kuo Building. No.167, Tun-Hwa North Road, Taipei (105) Tel: <886> (2) 2718-3666 Fax: <886> (2) 2718-8180 Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower, World Finance Centre,
Harbour City, Canton Road, Tsim Sha Tsui,
Kowloon, Hong Kong
Tel: <885. (2). 735. 9218

Kowloon, Hong Kong Tel: <852> (2) 735 9218 Fax: <852> (2) 730 0281 Telex: 40815 HITEC HX

Copyright © Hitachi, Ltd., 1998. All rights reserved. Printed in Japan.

### **Revision Record**

Rev. Date Cor		Contents of Modification	Drawn by	Approved by
0.0 Sep. 30, 1999 Initial issue				
		(referred to HM5164405F/HM5165405F Series Rev. 1.0)		