PowerMOS transistor Logic level FET

BUK566-60A

GENERAL DESCRIPTION

N-channel enhancement mode logic level field-effect power transistor in a plastic envelope suitable for surface mount applications.

The device is intended for use in Switched Mode Power Supplies (SMPS), motor control, welding, DC/DC and AC/DC converters, and in automotive and general purpose switching applications.


QUICK REFERENCE DATA

SYMBOL	PARAMETER	MAX.	UNIT
V _{DS} I _D P _{tot} R _{DS(ON)}	Drain-source voltage Drain current (DC) Total power dissipation Drain-source on-state resistance V _{GS} = 5 V	60 50 150 26	V A W mΩ


PINNING - SOT404

PIN	DESCRIPTION	
1	gate	
2	drain	
3	source	
mb	drain	

PIN CONFIGURATION



SYMBOL



LIMITING VALUES

Limiting values in accordance with the Absolute Maximum System (IEC 134)

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V_{DS}	Drain-source voltage	-	_	60	V
V _{DGR}	Drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	60	V
±V _{GS}	Gate-source voltage	-	-	15	V
±V _{GSM}	Non-repetitive gate-source voltage	t _o ≤ 50 μs	-	20	V
I _D	Drain current (DC)	$IT_{mb} = 25 ^{\circ}C$	-	50	Α
l I _D	Drain current (DC)	$T_{mb}^{mb} = 100 ^{\circ}C$	-	38	Α
I _{DM}	Drain current (pulse peak value)	$T_{mb}^{mb} = 25 ^{\circ}C$	-	200	Α
P _{tot}	Total power dissipation	$T_{mb}^{mb} = 25 ^{\circ}C$	-	150	W
T _{stq}	Storage temperature	- ""	- 55	175	°C
T _j	Junction temperature	-	-	175	°C

THERMAL RESISTANCES

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
R _{th j-mb}	Thermal resistance junction to mounting base		-	-	1.0	K/W
R _{th j-a}	Thermal resistance junction to ambient	minimum footprint, FR4 boards (see. Fig 18).	-	50	-	K/W

PowerMOS transistor Logic level FET

BUK566-60A

STATIC CHARACTERISTICS

 $T_{mb} = 25$ °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_{D} = 0.25 \text{ mA}$	60	-	-	V
	Gate threshold voltage Zero gate voltage drain current Zero gate voltage drain current Gate source leakage current Drain-source on-state resistance	$ \begin{array}{l} V_{DS} = V_{GS}; \ I_D = 1 \ mA \\ V_{DS} = 60 \ V; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^{\circ}C \\ V_{DS} = 60 \ V; \ V_{GS} = 0 \ V; \ T_j = 125 \ ^{\circ}C \\ V_{GS} = \pm 15 \ V; \ V_{DS} = 0 \ V \\ V_{GS} = 5 \ V; \ I_D = 25 \ A \end{array} $	1.0 - - - -	1.5 1 0.1 10 20	2.0 10 1.0 100 26	V μA mA nA mΩ

DYNAMIC CHARACTERISTICS

Tmb = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
g _{fs}	Forward transconductance	$V_{DS} = 25 \text{ V}; I_D = 25 \text{ A}$	17	30	-	S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Feedback capacitance	$V_{GS} = 0 \text{ V}; V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}$		2200 700 280	2800 1000 400	pF pF pF
$t_{d \text{ on}}$ t_{r} $t_{d \text{ off}}$ t_{f}	Turn-on delay time Turn-on rise time Turn-off delay time Turn-off fall time	$V_{DD} = 30 \text{ V}; I_{D} = 3 \text{ A}; \ V_{GS} = 5 \text{ V}; \ R_{GS} = 50 \Omega; \ R_{gen} = 50 \Omega$	1 1 1 1	40 150 350 190	50 250 450 250	ns ns ns ns
L _d L _s	Internal drain inductance Internal source inductance	Measured from upper edge of drain tab to centre of die Measured from source lead soldering point to source bond pad		2.5 7.5		nH nH

REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS

Tmb = 25 °C unless otherwise specified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{DR}	Continuous reverse drain current	-	-	-	50	Α
$oldsymbol{I_{DRM}}{V_{SD}}$	Pulsed reverse drain current Diode forward voltage	$I_F = 50 \text{ A}$; $V_{GS} = 0 \text{ V}$		- 1.1	200 2.0	A V
t _{rr} Q _{rr}	Reverse recovery time Reverse recovery charge	$I_F = 50 \text{ A}$; $-dI_F/dt = 100 \text{ A/}\mu\text{s}$; $V_{GS} = 0 \text{ V}$; $V_R = 30 \text{ V}$	1 1	80 0.4		ns μC


AVALANCHE LIMITING VALUE


 T_{mb} = 25 $^{\circ}$ C unless otherwise specified


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
W _{DSS}		$I_D = 25 \text{ A} ; V_{DD} \le 25 \text{ V} ;$ $V_{GS} = 5 \text{ V} ; R_{GS} = 50 \Omega$	ı	ı	150	mJ


PowerMOS transistor Logic level FET


BUK566-60A


















PowerMOS transistor Logic level FET


BUK566-60A















200

100

PowerMOS transistor Logic level FET

BUK566-60A



0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2 VSDS/V






Fig.14. Typical reverse diode current. $I_F = f(V_{SDS})$; conditions: $V_{GS} = 0$ V; parameter T_j




PowerMOS transistor Logic level FET

BUK566-60A

MECHANICAL DATA



MOUNTING INSTRUCTIONS



Notes

- Observe the general handling precautions for electrostatic-discharge sensitive devices (ESDs) to prevent damage to MOS gate oxide.
 Epoxy meets UL94 V0 at 1/8".

PowerMOS transistor Logic level FET

BUK566-60A

DEFINITIONS

Data sheet status					
Objective specification	This data sheet contains target or goal specifications for product development.				
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.				
Product specification	This data sheet contains final product specifications.				

Limiting values

Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

© Philips Electronics N.V. 1996

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.