

MC68HC705KJ1 MC68HLC705KJ1 MC68HRC705KJ1

HCMOS Microcontroller Unit

TECHNICAL DATA



List of Sections

Table of Contents 5
Introduction
Pin Descriptions
Memory
Central Processor Unit (CPU)
Resets and Interrupts 53
Low-Power Modes 63
Parallel I/O Ports 71
Computer Operating Properly Module (COP) 81
External Interrupt Module (IRQ) 85
Multifunction Timer Module 93
Specifications 101
Appendix A. MC68HRC705KJ1
Appendix B. MC68HLC705KJ1
Literature Updates

MC68HC705KJ1 — Rev. 1.0

List of Sections

MC68HC705KJ1 — Rev. 1.0

Table of Contents

MC68HC705KJ1 — Rev. 1.0

Introduction	Contents
	Features
	Structure
	Package Types and Order Numbers12
	Programmable Options
Pin Description	Contents
	Pin Assignments
	Pin Functions
Memory	Contents
	Features
	Memory Map
	Input/Output Register Summary
	RAM
	EPROM/OTPROM25
	Mask Option Register
	EPROM Programming Characteristics
Central Processor	Contents
Unit (CPU)	Features
	Introduction
	CPU Control Unit34
	Arithmetic/Logic Unit
	CPU Registers
	Instruction Set

Table of Contents

MC68HC705KJ1 — Rev. 1.0

Resets and Interrupts	Introduction	5 3
	Interrupts	56
Low-Power Modes	Contents	
	Introduction	
	Exiting Stop and Wait Modes	64
	Effects of Stop and Wait Modes	65
	Data-Retention Mode	68
	Timing	6 9
Parallel I/O Ports	Contents	71
	Introduction	71
	Port A	7 3
	Port B	7 6
	I/O Port Electrical Characteristics	7 9
Computer	Contents	81
Operating Properly Module (COP)	Features	81
Wodule (COP)	Introduction	81
	Operation	82
	Interrupts	83
	COP Register	83
	Low-Power Modes	84
External Interrupt	Contents	85
Module (IRQ)	Features	85
	Introduction	86
	Operation	86
	IRQ Status and Control Register	91
	Timing	

Multifunction	Contents	93
Timer Module	Features	93
	Introduction	93
	Operation	95
	Interrupts	96
	I/O Registers	96
	Low-Power Modes	100
Specifications	Contents	101
	Maximum Ratings	102
	Operating Temperature Range	103
	Thermal Characteristics	103
	Power Considerations	104
	5.0 V DC Electrical Characteristics	105
	3.3 V DC Electrical Characteristics	106
	Driver Characteristics	107
	Typical Supply Currents	109
	EPROM Programming Characteristics	111
	Control Timing	112
	Mechanical Specifications	116
Appendix A.	Contents	119
MC68HRC705KJ1	Introduction	119
	RC Oscillator Connections	120
	Typical Internal Operating Frequency for RC Oscillator Option	121
	RC Oscillator Connections (No External Resistor)	
	Typical Internal Operating Frequency	122
	Versus Temperature (No External Resistor)	123
	Package Types and Order Numbers	

MC68HC705KJ1 — Rev. 1.0

Table of Contents

• •	Contents	125
MC68HLC705KJ1	Introduction	125
	DC Electrical Characteristics	126
	Package Types and Order Numbers	127
Literature Updates	Literature Distribution Centers	129
	Mfax	130
	Motorola SPS World Marketing World Wide Web Server	130

MC68HC705KJ1 — Rev. 1.0

Introduction

Contents

Features	.9
Structure	11
Package Types and Order Numbers	12
Programmable Options	12

Features

- Robust Noise Immunity
- 4.0 MHz Internal Operating Frequency at 5.0 V
- 1240 Bytes of EPROM/OTPROM, Including Eight Bytes for User Vectors
- 64 Bytes of User RAM
- Peripheral Modules
 - 15-Stage Multifunction Timer
 - Computer Operating Properly (COP) Watchdog
- 10 Bidirectional Input/Output (I/O) Lines, Including:
 - 10 mA Sink Capability on All I/O Pins
 - Software Programmable Pulldowns on All I/O Pins
 - Keyboard Scan with Selectable Interrupt on Four I/O Pins
 - 5.5 mA Source Capability on Six I/O Pins
- Selectable Sensitivity on External Interrupt (Edge- and Level-Sensitive or Edge-Sensitive Only)

1-e_intro_a

- On-Chip Oscillator with Connections for:
 - Crystal
 - Ceramic Resonator
 - Resistor-Capacitor (RC) Oscillator (MC68HRC705KJ1) with or without External Resistor
 - External Clock
 - Low-Speed (32 kHz) Crystal (MC68HLC705KJ1)
- Memory-Mapped I/O Registers
- Fully Static Operation with No Minimum Clock Speed
- Power-Saving Stop, Halt, Wait, and Data-Retention Modes
- External Interrupt Mask Bit and Acknowledge Bit
- Illegal Address Reset
- Internal Steering Diode and Pullup Resistor from RESET Pin to V_{DD}
- Selectable EPROM Security¹
- Selectable Oscillator Bias Resistor

MC68HC705KJ1 — Rev. 1.0

2-e_intro_a

^{1.} No security feature is absolutely secure. However, Motorola's strategy is to make reading or copying the EPROM/OTPROM difficult for unauthorized users.

Structure




Figure 1. Block Diagram

Package Types and Order Numbers

Table 1. Order Numbers⁽¹⁾

Package Type	Case Outline	Pin Count	Order Numbe	
PDIP	648	16	–40 to +85 °C	MC68HC705KJ1C ⁽²⁾
SOIC	751G	16	–40 to +85 °C	MC68HC705KJ1CDW ⁽³⁾
Cerdip	620A	16	–40 to +85 °C	MC68HC705KJ1CS ⁽⁴⁾

^{1.} Refer to **Appendix A** and **Appendix B** for ordering information on optional low-speed and resistor-capacitor oscillator devices.

Programmable Options

The options in **Table 2** are programmable in the mask option register.

Table 2. Programmable Options

Feature	Option
COP Watchdog Timer	Enabled or Disabled
External Interrupt Triggering	Edge-Sensitive Only or Edge- and Level-Sensitive
Port A IRQ Pin Interrupts	Enabled or Disabled
Port Pulldown Resistors	Enabled or Disabled
STOP Instruction Mode	Stop Mode or Halt Mode
Crystal Oscillator Internal Resistor	Enabled or Disabled
EPROM Security	Enabled or Disabled
Short Oscillator Delay Counter	Enabled or Disabled

^{2.} C = extended temperature range

^{3.} DW = small outline integrated circuit (SOIC)

^{4.} S = ceramic dual in-line package (Cerdip)

Pin Descriptions

Contents

Pin Assignments
Pin Functions
V _{DD} and V _{SS}
OSC1 and OSC215
Crystal Oscillator16
Ceramic Resonator Oscillator17
RC Oscillator19
External Clock19
RESET19
IRQ/V _{PP}
PA0-PA720
PB2 and PB3

Pin Assignments




Figure 1. Pin Assignments

Pin Functions

V_{DD} and V_{SS}

 V_{DD} and V_{SS} are the power supply and ground pins. The MCU operates from a single power supply.

Very fast signal transitions occur on the MCU pins, placing high, short-duration current demands on the power supply. To prevent noise problems, take special care as **Figure 2** shows, by placing the bypass capacitors as close as possible to the MCU. C2 is an optional bulk current bypass capacitor for use in applications that require the port pins to source high current levels.




Figure 2. Bypassing Layout Recommendation

OSC1 and OSC2

The OSC1 and OSC2 pins are the connections for the on-chip oscillator. The oscillator can be driven by any of the following:

- Standard crystal (See Figure 3 and Figure 4.)
- 2. Ceramic resonator (See Figure 5 and Figure 6.)
- 3. Resistor/capacitor (RC) oscillator (Refer to Appendix A.)
- 4. External clock signal as shown in (See Figure 7.)
- 5. Low speed (32 kHz) crystal connections (Refer to Appendix B.)

The frequency, f_{osc} , of the oscillator or external clock source is divided by two to produce the internal operating frequency, f_{op} .

Crystal Oscillator

Figure 3 and Figure 4 show a typical crystal oscillator circuit for an AT-cut, parallel resonant crystal. Follow the crystal supplier's recommendations, as the crystal parameters determine the external component values required to provide reliable startup and maximum stability. The load capacitance values used in the oscillator circuit design should include all stray layout capacitances.

To minimize output distortion, mount the crystal and capacitors as close as possible to the pins. An internal startup resistor of approximately 2 M Ω is provided between OSC1 and OSC2 for the crystal oscillator as a programmable mask option.

NOTE: Use an AT-cut crystal and not an AT-strip crystal because the MCU can overdrive an AT-strip crystal.




Figure 3. Crystal Connections with Oscillator Internal Resistor Mask Option




Figure 4. Crystal Connections without Oscillator Internal Resistor Mask Option

Ceramic Resonator Oscillator To reduce cost, use a ceramic resonator instead of the crystal. The circuits shown in **Figure 5** and **Figure 6** show ceramic resonator circuits. Follow the resonator manufacturer's recommendations, as the resonator parameters determine the external component values required for maximum stability and reliable starting. The load capacitance values used in the oscillator circuit design should include all stray capacitances.

Mount the resonator and components as close as possible to the pins for startup stabilization and to minimize output distortion. An internal startup resistor of approximately 2 $\mbox{M}\Omega$ is provided between OSC1 and OSC2 as a programmable mask option.




Figure 5. Ceramic Resonator Connections with Oscillator Internal Resistor Mask Option




Figure 6. Ceramic Resonator Connections without Oscillator Internal Resistor Mask Option

MC68HC705KJ1 — Rev. 1.0

RC Oscillator

Refer to Appendix A.

External Clock

An external clock from another CMOS-compatible device can be connected to the OSC1 input, with the OSC2 input not connected, as shown in **Figure 7**. This configuration is possible regardless of whether the crystal/ceramic resonator or the RC oscillator is enabled.




Figure 7. External Clock Connections

RESET

Applying a logic 0 to the \overline{RESET} pin forces the MCU to a known startup state. An internal reset also pulls the \overline{RESET} pin low. An internal resistor to V_{DD} pulls the \overline{RESET} pin high. A steering diode between the \overline{RESET} and V_{DD} pins discharges any \overline{RESET} pin voltage when power is removed from the MCU. The \overline{RESET} pin contains an internal Schmitt trigger to improve its noise immunity as an input. Refer to the **Resets and Interrupts** section for more information.

Pin Descriptions

ĪRQ/V_{PP}

The external interrupt/programming voltage pin (\overline{IRQ}/V_{PP}) drives the asynchronous IRQ interrupt function of the CPU. Additionally, it is used to program the user EPROM and mask option register. (See **Memory** and **External Interrupt Module**.)

The LEVEL bit in the mask option register provides negative edge-sensitive triggering or both negative edge-sensitive and low level-sensitive triggering for the interrupt function.

If level-sensitive triggering is selected, the \overline{IRQ}/V_{PP} input requires an external resistor to V_{DD} for wired-OR operation. If the \overline{IRQ}/V_{PP} pin is not used, it must be tied to the V_{DD} supply.

The \overline{IRQ}/V_{PP} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. The voltage on this pin should not exceed V_{DD} except when the pin is being used for programming the EPROM.

NOTE:

The mask option register can enable the PA0–PA3 pins to function as external interrupt pins.

PA0-PA7

These eight input/output (I/O) lines comprise port A, a general-purpose bidirectional I/O port. (See **External Interrupt Module** for information on PA0–PA3 external interrupts.)

PB2 and PB3

These two I/O lines comprise port B, a general-purpose bidirectional I/O port.

Memory

Contents

Features	:1
Memory Map	2
Input/Output Register Summary	3
RAM2	5
EPROM/OTPROM2	5
EPROM/OTPROM Programming	6
EPROM Programming Register	6
EPROM Erasing	7
Mask Option Register	3
EPROM Programming Characteristics	C

Features

- 1232 Bytes of User EPROM, Plus Eight Bytes for User Vectors
- 64 Bytes of User RAM

Memory Map




Figure 1. Memory Map

MC68HC705KJ1 — Rev. 1.0 2-e_mem_a




Figure 2. I/O Register Summary (Sheet 1 of 2)

3-e_mem_a MC68HC705KJ1 — Rev. 1.0




Figure 2. I/O Register Summary (Sheet 2 of 2)

MC68HC705KJ1 — Rev. 1.0

4-e_mem_a

RAM

The 64 addresses from \$00C0 to \$00FF serve as both the user RAM and the stack RAM. Before processing an interrupt, the CPU uses five bytes of the stack to save the contents of the CPU registers. During a subroutine call, the CPU uses two bytes of the stack to store the return address. The stack pointer decrements when the CPU stores a byte on the stack and increments when the CPU retrieves a byte from the stack.

NOTE:

Be careful when using nested subroutines or multiple interrupt levels. The CPU may overwrite data in the RAM during a subroutine or during the interrupt stacking operation.

EPROM/OTPROM

An MCU with a quartz window has 1240 bytes of erasable, programmable ROM (EPROM). The quartz window allows EPROM erasure with ultraviolet light.

NOTE:

Keep the quartz window covered with an opaque material except when erasing the MCU. Ambient light can affect MCU operation.

In an MCU without the quartz window, the EPROM cannot be erased and serves as 1240 bytes of one-time programmable ROM (OTPROM).

The following addresses are user EPROM/OTPROM locations:

- \$0300-\$07CF
- \$07F8–\$07FF, used for user-defined interrupt and reset vectors

The COP register (COPR) is an EPROM/OTPROM location at address \$07F0.

The mask option register (MOR) is an EPROM/OTPROM location at address \$07F1.

EPROM/OTPROM Programming

The two ways to program the EPROM/OTPROM are:

- Manipulating the control bits in the EPROM programming register to program the EPROM/OTPROM on a byte-by-byte basis
- Programming the EPROM/OTPROM with the M68HC705J In-Circuit Simulator (M68HC705JICS) available from Motorola

EPROM Programming Register

The EPROM programming register (EPROG) contains the control bits for programming the EPROM/OTPROM.




Figure 3. EPROM Programming Register (EPROG)

ELAT — EPROM Bus Latch Bit

This read/write bit latches the address and data buses for EPROM/OTPROM programming. Clearing the ELAT bit automatically clears the EPGM bit. EPROM/OTPROM data cannot be read while the ELAT bit is set. Reset clears the ELAT bit.

- 1 = Address and data buses configured for EPROM/OTPROM programming the EPROM
- 0 = Address and data buses configured for normal operation

MPGM — MOR Programming Bit

This read/write bit applies programming power from the \overline{IRQ}/V_{PP} pin to the mask option register. Reset clears MPGM.

- 1 = Programming voltage applied to MOR
- 0 = Programming voltage not applied to MOR

EPGM — EPROM Programming Bit

This read/write bit applies the voltage from the \overline{IRQ}/V_{PP} pin to the EPROM. To write the EPGM bit, the ELAT bit must be set already. Reset clears EPGM.

- 1 = Programming voltage (\overline{IRQ}/V_{PP} pin) applied to EPROM
- 0 = Programming voltage (IRQ/V_{PP} pin) not applied to EPROM

NOTE:

Writing logic 1s to both the ELAT and EPGM bits with a single instruction sets ELAT and clears EPGM. ELAT must be set first by a separate instruction.

Bits [7:3] — Reserved

Take the following steps to program a byte of EPROM/OTPROM:

- 1. Apply the programming voltage, V_{PP}, to the IRQ/V_{PP} pin.
- 2. Set the ELAT bit.
- 3. Write to any EPROM/OTPROM address.
- Set the EPGM bit and wait for a time, t_{EPGM}.
- 5. Clear the ELAT bit.

EPROM Erasing

The erased state of an EPROM bit is logic 0. Erase the EPROM by exposing it to 15 Ws/cm² of ultraviolet light with a wavelength of 2537 angstroms. Position the ultraviolet light source one inch from the EPROM. Do not use a shortwave filter.

Mask Option Register

The mask option register (MOR) is an EPROM/OTPROM byte that controls the following options:

- COP watchdog (enable or disable)
- External interrupt pin triggering (edge-sensitive only or edge- and level-sensitive)
- Port A external interrupts (enable or disable)
- Port pulldown resistors (enable or disable)
- STOP instruction (stop mode or halt mode)
- Crystal oscillator internal resistor (enable or disable)
- EPROM security (enable or disable)
- Short oscillator delay (enable or disable)

Take the following steps to program the mask option register:

- 1. Apply the programming voltage, V_{PP} , to the \overline{IRQ}/V_{PP} pin.
- 2. Write to the MOR.
- 3. Set the MPGM bit and wait for a time, t_{MPGM}.
- 4. Clear the MPGM bit.
- 5. Reset the MCU.



Figure 4. Mask Option Register (MOR)

SOSCD — Short Oscillator Delay Bit

The SOSCD bit controls the oscillator stabilization counter. The normal stabilization delay following reset or exit from stop mode is $4064\ t_{cvc}$. Setting SOSCD enables a 128 t_{cvc} stabilization delay.

- 1 = Short oscillator delay enabled
- 0 = Short oscillator delay disabled

EPMSEC — EPROM Security Bit

The EPMSEC bit controls access to the EPROM/OTPROM.

- 1 = External access to EPROM/OTPROM denied
- 0 = External access to EPROM/OTPROM not denied

OSCRES — Oscillator Internal Resistor Bit

The OSCRES bit enables a 2-M Ω internal resistor in the oscillator circuit.

- 1 = Oscillator internal resistor enabled
- 0 = Oscillator internal resistor disabled

NOTE: Program the OSCRES bit to logic 0 in devices using low-speed crystal or RC oscillators with external resistor.

SWAIT — Stop-to-Wait Conversion Bit

The SWAIT bit enables halt mode. When the SWAIT bit is set, the CPU interprets the STOP instruction as a WAIT instruction, and the MCU enters halt mode. Halt mode is the same as wait mode, except that an oscillator stabilization delay of 1 to 4064 $t_{\rm cyc}$ occurs after exiting halt mode.

- 1 = Halt mode enabled
- 0 = Halt mode not enabled

SWPDI — Software Pulldown Inhibit Bit

The SWPDI bit inhibits software control of the I/O port pulldown devices. The SWPDI bit overrides the pulldown inhibit bits in the port pulldown inhibit registers.

- 1 = Software pulldown control inhibited
- 0 = Software pulldown control not inhibited

PIRQ — Port A External Interrupt Bit

The PIRQ bit enables the PA0–PA3 pins to function as external interrupt pins.

- 1 = PA0-PA3 enabled as external interrupt pins
- 0 = PA0-PA3 not enabled as external interrupt pins

LEVEL —External Interrupt Sensitivity Bit

The LEVEL bit controls external interrupt triggering sensitivity.

- 1 = External interrupts triggered by active edges and active levels
- 0 = External interrupts triggered only by active edges

COPEN — COP Enable Bit

The COPEN bit enables the COP watchdog.

- 1 = COP watchdog enabled
- 0 = COP watchdog disabled

EPROM Programming Characteristics

Table 1. EPROM Programming Characteristics⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming Current IRQ/V _{PP}	I _{PP}	_	3.0	10.0	mA
Programming Time Per Array Byte MOR	^t EPGM ^t MPGM	4 4	_ _	_	ms ms

^{1.} V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C

Central Processor Unit CPU

Contents

Features	32
Introduction	32
CPU Control Unit	34
Arithmetic/Logic Unit	34
CPU Registers	34
Accumulator	35
Index Register	35
Stack Pointer	35
Program Counter	36
Condition Code Register	36
Instruction Set	38
Addressing Modes	38
Inherent	38
Immediate	38
Direct	38
Extended	39
Indexed, No Offset	39
Indexed, 8-Bit Offset	39
Indexed, 16-Bit Offset	40
Relative	40
Instruction Types	41
Register/Memory Instructions	41
Read-Modify-Write Instructions	
Jump/Branch Instructions	
Bit Manipulation Instructions	45
Control Instructions	
Instruction Set Summary	46

1-hc05cpu

Features

- 4.0-MHz Bus Frequency on Standard Part
- 8-Bit Accumulator
- 8-Bit Index Register
- 11-Bit Program Counter
- 6-Bit Stack Pointer
- Condition Code Register with Five Status Flags
- 62 Instructions
- 8 Addressing Modes
- Power-Saving Stop, Wait, Halt, and Data-Retention Modes

Introduction

The central processor unit (CPU) consists of a CPU control unit, an arithmetic/logic unit (ALU), and five CPU registers. The CPU control unit fetches and decodes instructions. The ALU executes the instructions. The CPU registers contain data, addresses, and status bits that reflect the results of CPU operations.




Figure 1. Programming Model

CPU Control Unit

The CPU control unit fetches and decodes instructions during program operation. The control unit selects the memory locations to read and write and coordinates the timing of all CPU operations.

Arithmetic/Logic Unit

The arithmetic/logic unit (ALU) performs the arithmetic, logic, and manipulation operations decoded from the instruction set by the CPU control unit. The ALU produces the results called for by the program and sets or clears status and control bits in the condition code register (CCR).

CPU Registers

The M68HC05 CPU contains five registers that control and monitor MCU operation:

- Accumulator
- Index register
- Stack pointer
- Program counter
- Condition code register

CPU registers are not memory mapped.

Accumulator

The accumulator is a general-purpose 8-bit register. The CPU uses the accumulator to hold operands and results of ALU operations.



Figure 2. Accumulator (A)

Index Register

In the indexed addressing modes, the CPU uses the byte in the index register to determine the conditional address of the operand. The index register also can serve as a temporary storage location or a counter.



Figure 3. Index Register (X)

Stack Pointer

The stack pointer is a 16-bit register that contains the address of the next location on the stack. During a reset or after the reset stack pointer instruction (RSP), the stack pointer is preset to \$00FF. The address in the stack pointer decrements after a byte is stacked and increments before a byte is unstacked.




Figure 4. Stack Pointer (SP)

The 10 most significant bits of the stack pointer are permanently fixed at 0000000011, so the stack pointer produces addresses from \$00C0 to \$00FF. If subroutines and interrupts use more than 64 stack locations, the stack pointer wraps around to address \$00FF and begins writing over the previously stored data. A subroutine uses two stack locations; an interrupt uses five locations.

Program Counter

The program counter is a 16-bit register that contains the address of the next instruction or operand to be fetched. The five most significant bits of the program counter are ignored and appear as 00000.

Normally, the address in the program counter automatically increments to the next sequential memory location every time an instruction or operand is fetched. Jump, branch, and interrupt operations load the program counter with an address other than that of the next sequential location.




Figure 5. Program Counter (PC)

Condition Code Register

The condition code register is an 8-bit register whose three most significant bits are permanently fixed at 111. The condition code register contains the interrupt mask and four flags that indicate the results of the instruction just executed.




Figure 6. Condition Code Register (CCR)

H — Half-Carry Flag

The CPU sets the half-carry flag when a carry occurs between bits 3 and 4 of the accumulator during an ADD or ADC operation. The half-carry flag is required for binary-coded decimal (BCD) arithmetic operations.

I — Interrupt Mask

Setting the interrupt mask disables interrupts. If an interrupt request occurs while the interrupt mask is logic 0, the CPU saves the CPU registers on the stack, sets the interrupt mask, and then fetches the interrupt vector. If an interrupt request occurs while the interrupt mask is logic 1, the interrupt request is latched. Normally, the CPU processes the latched interrupt request as soon as the interrupt mask is cleared again.

A return from interrupt instruction (RTI) unstacks the CPU registers, restoring the interrupt mask to its cleared state. After any reset, the interrupt mask is set and can be cleared only by a software instruction.

N — Negative Flag

The CPU sets the negative flag when an ALU operation produces a negative result.

Z — Zero Flag

The CPU sets the zero flag when an ALU operation produces a result of \$00.

C — Carry/Borrow Flag

The CPU sets the carry/borrow flag when an addition operation produces a carry out of bit 7 of the accumulator or when a subtraction operation requires a borrow. Some logical operations and data manipulation instructions also clear or set the carry/borrow flag.

Instruction Set

The MCU instruction set has 62 instructions and uses eight addressing modes.

Addressing Modes

The CPU uses eight addressing modes for flexibility in accessing data. The addressing modes provide eight different ways for the CPU to find the data required to execute an instruction. The eight addressing modes are:

- Inherent
- Immediate
- Direct
- Extended
- Indexed, no offset
- Indexed, 8-bit offset
- Indexed, 16-bit offset
- Relative

Inherent

Inherent instructions are those that have no operand, such as return from interrupt (RTI) and stop (STOP). Some of the inherent instructions act on data in the CPU registers, such as set carry flag (SEC) and increment accumulator (INCA). Inherent instructions require no operand address and are one byte long.

Immediate

Immediate instructions are those that contain a value to be used in an operation with the value in the accumulator or index register. Immediate instructions require no operand address and are two bytes long. The opcode is the first byte, and the immediate data value is the second byte.

Direct

Direct instructions can access any of the first 256 memory locations with two bytes. The first byte is the opcode, and the second is the low byte of the operand address. In direct addressing, the CPU automatically uses \$00 as the high byte of the operand address.

MC68HC705KJ1 — Rev. 1.0

Extended

Extended instructions use three bytes and can access any address in memory. The first byte is the opcode; the second and third bytes are the high and low bytes of the operand address.

When using the Motorola assembler, the programmer does not need to specify whether an instruction is direct or extended. The assembler automatically selects the shortest form of the instruction.

Indexed, No Offset

Indexed instructions with no offset are 1-byte instructions that can access data with variable addresses within the first 256 memory locations. The index register contains the low byte of the effective address of the operand. The CPU automatically uses \$00 as the high byte, so these instructions can address locations \$0000–\$00FF.

Indexed, no offset instructions are often used to move a pointer through a table or to hold the address of a frequently used RAM or input/output (I/O) location.

Indexed, 8-Bit Offset

Indexed, 8-bit offset instructions are 2-byte instructions that can access data with variable addresses within the first 511 memory locations. The CPU adds the unsigned byte in the index register to the unsigned byte following the opcode. The sum is the effective address of the operand. These instructions can access locations \$0000–\$01FE.

Indexed 8-bit offset instructions are useful for selecting the kth element in an n-element table. The table can begin anywhere within the first 256 memory locations and could extend as far as location 510 (\$01FE). The k value is typically in the index register, and the address of the beginning of the table is in the byte following the opcode.

Indexed, 16-Bit Offset Indexed, 16-bit offset instructions are 3-byte instructions that can access data with variable addresses at any location in memory. The CPU adds the unsigned byte in the index register to the two unsigned bytes following the opcode. The sum is the effective address of the operand. The first byte after the opcode is the high byte of the 16-bit offset; the second byte is the low byte of the offset.

Indexed, 16-bit offset instructions are useful for selecting the kth element in an n-element table anywhere in memory.

As with direct and extended addressing, the Motorola assembler determines the shortest form of indexed addressing.

Relative

Relative addressing is only for branch instructions. If the branch condition is true, the CPU finds the effective branch destination by adding the signed byte following the opcode to the contents of the program counter. If the branch condition is not true, the CPU goes to the next instruction. The offset is a signed, two's complement byte that gives a branching range of –128 to +127 bytes from the address of the next location after the branch instruction.

When using the Motorola assembler, the programmer does not need to calculate the offset because the assembler determines the proper offset and verifies that it is within the span of the branch.

Instruction Types

The MCU instructions fall into the following five categories:

- Register/memory instructions
- Read-modify-write instructions
- Jump/branch instructions
- Bit manipulation instructions
- Control instructions

Register/Memory Instructions

These instructions operate on CPU registers and memory locations. Most of them use two operands. One operand is in either the accumulator or the index register. The CPU finds the other operand in memory.

Table 1. Register/Memory Instructions

Instruction	Mnemonic
Add Memory Byte and Carry Bit to Accumulator	ADC
Add Memory Byte to Accumulator	ADD
AND Memory Byte with Accumulator	AND
Bit Test Accumulator	BIT
Compare Accumulator	CMP
Compare Index Register with Memory Byte	CPX
EXCLUSIVE OR Accumulator with Memory Byte	EOR
Load Accumulator with Memory Byte	LDA
Load Index Register with Memory Byte	LDX
Multiply	MUL
OR Accumulator with Memory Byte	ORA
Subtract Memory Byte and Carry Bit from Accumulator	SBC
Store Accumulator in Memory	STA
Store Index Register in Memory	STX
Subtract Memory Byte from Accumulator	SUB

Read-Modify-Write Instructions These instructions read a memory location or a register, modify its contents, and write the modified value back to the memory location or to the register.

NOTE:

Do not use read-modify-write instructions on registers with write-only bits.

Table 2. Read-Modify-Write Instructions

Instruction	Mnemonic
Arithmetic Shift Left (Same as LSL)	ASL
Arithmetic Shift Right	ASR
Bit Clear	BCLR ⁽¹⁾
Bit Set	BSET ⁽¹⁾
Clear Register	CLR
Complement (One's Complement)	COM
Decrement	DEC
Increment	INC
Logical Shift Left (Same as ASL)	LSL
Logical Shift Right	LSR
Negate (Two's Complement)	NEG
Rotate Left through Carry Bit	ROL
Rotate Right through Carry Bit	ROR
Test for Negative or Zero	TST ⁽²⁾

Unlike other read-modify-write instructions, BCLR and BSET use only direct addressing.

^{2.} TST is an exception to the read-modify-write sequence because it does not write a replacement value.

Jump/Branch Instructions Jump instructions allow the CPU to interrupt the normal sequence of the program counter. The unconditional jump instruction (JMP) and the jump-to-subroutine instruction (JSR) have no register operand. Branch instructions allow the CPU to interrupt the normal sequence of the program counter when a test condition is met. If the test condition is not met, the branch is not performed.

The BRCLR and BRSET instructions cause a branch based on the state of any readable bit in the first 256 memory locations. These 3-byte instructions use a combination of direct addressing and relative addressing. The direct address of the byte to be tested is in the byte following the opcode. The third byte is the signed offset byte. The CPU finds the effective branch destination by adding the third byte to the program counter if the specified bit tests true. The bit to be tested and its condition (set or clear) is part of the opcode. The span of branching is from –128 to +127 from the address of the next location after the branch instruction. The CPU also transfers the tested bit to the carry/borrow bit of the condition code register.

NOTE:

Do not use BRCLR or BRSET instructions on registers with write-only bits.

Table 3. Jump and Branch Instructions

Instruction	Mnemonic
Branch if Carry Bit Clear	BCC
Branch if Carry Bit Set	BCS
Branch if Equal	BEQ
Branch if Half-Carry Bit Clear	BHCC
Branch if Half-Carry Bit Set	BHCS
Branch if Higher	BHI
Branch if Higher or Same	BHS
Branch if IRQ Pin High	BIH
Branch if IRQ Pin Low	BIL
Branch if Lower	BLO
Branch if Lower or Same	BLS
Branch if Interrupt Mask Clear	BMC
Branch if Minus	ВМІ
Branch if Interrupt Mask Set	BMS
Branch if Not Equal	BNE
Branch if Plus	BPL
Branch Always	BRA
Branch if Bit Clear	BRCLR
Branch Never	BRN
Branch if Bit Set	BRSET
Branch to Subroutine	BSR
Unconditional Jump	JMP
Jump to Subroutine	JSR

Bit Manipulation Instructions The CPU can set or clear any writable bit in the first 256 bytes of memory, which includes I/O registers and on-chip RAM locations. The CPU can also test and branch based on the state of any bit in any of the first 256 memory locations.

Table 4. Bit Manipulation Instructions

Instruction	Mnemonic
Bit Clear	BCLR
Branch if Bit Clear	BRCLR
Branch if Bit Set	BRSET
Bit Set	BSET

NOTE: Do not use bit manipulation instructions on registers with write-only bits.

Control Instructions

These instructions act on CPU registers and control CPU operation during program execution.

Table 5. Control Instructions

Instruction	Mnemonic
Clear Carry Bit	CLC
Clear Interrupt Mask	CLI
No Operation	NOP
Reset Stack Pointer	RSP
Return from Interrupt	RTI
Return from Subroutine	RTS
Set Carry Bit	SEC
Set Interrupt Mask	SEI
Stop Oscillator and Enable IRQ Pin	STOP
Software Interrupt	SWI
Transfer Accumulator to Index Register	TAX
Transfer Index Register to Accumulator	TXA
Stop CPU Clock and Enable Interrupts	WAIT

Instruction Set Summary

Table 6. Instruction Set Summary

Source	Operation	Description	Effect on CCR					Address Mode	Opcode	Operand	Cycles
Form	Sportane.	2000	Н	I	N	z	С	Add	do	Ope	င်
ADC #opr ADC opr ADC opr ADC opr,X ADC opr,X ADC ,X	Add with Carry	$A \leftarrow (A) + (M) + (C)$	‡	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A9 B9 C9 D9 E9	ii dd hh II ee ff ff	
ADD #opr ADD opr ADD opr,X ADD opr,X ADD ,X	Add without Carry	A ← (A) + (M)	‡	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	AB BB CB DB EB FB	1	
AND #opr AND opr AND opr AND opr,X AND opr,X AND ,X	Logical AND	$A \leftarrow (A) \land (M)$	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A4 B4 C4 D4 E4 F4	ii dd hh II ee ff ff	
ASL opr ASLA ASLX ASL opr,X ASL ,X	Arithmetic Shift Left (Same as LSL)	C 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	_	_	‡	‡	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 6 5
ASR opr ASRA ASRX ASR opr,X ASR ,X	Arithmetic Shift Right	b7 b0	_	_	‡	‡	‡	DIR INH INH IX1 IX	37 47 57 67 77	dd ff	5 3 6 5
BCC rel	Branch if Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? C = 0$	-	_	_	_	_	REL	24	rr	3
BCLR n opr	Clear Bit n	Mn ← 0	_	_		_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	15 17 19 1B 1D	dd dd dd dd dd dd dd	5 5 5 5 5 5 5
BCS rel	Branch if Carry Bit Set (Same as BLO)	PC ← (PC) + 2 + rel? C = 1	\vdash					REL	25	rr	3
BEQ rel	Branch if Equal	$PC \leftarrow (PC) + 2 + rel ? Z = 1$	1	<u> </u>	_	_	<u> </u>	REL	27	rr	3
BHCC rel	Branch if Half-Carry Bit Clear	$PC \leftarrow (PC) + 2 + rel? H = 0$	-	<u> </u>	_	_	-	REL	28	rr	3
BHCS rel	Branch if Half-Carry Bit Set	PC ← (PC) + 2 + rel? H = 1	_	_	_	_	_	REL	29	rr	3

MC68HC705KJ1 — Rev. 1.0

16-hc05cpu

Table 6. Instruction Set Summary (Continued)

Source	Operation	Description	l		ffect on CCR							Opcode	Operand	Cycles
Form	opo.uo	2000	Н	I	N	z	С	Add	odo	Ope	ػٙ			
BHI rel	Branch if Higher	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 0$	-	_	_	_	_	REL	22	rr	3			
BHS rel	Branch if Higher or Same	$PC \leftarrow (PC) + 2 + rel? C = 0$	_	_	_	_	_	REL	24	rr	3			
BIH rel	Branch if IRQ Pin High	PC ← (PC) + 2 + <i>rel</i> ? IRQ = 1	_	_	_	_	_	REL	2F	rr	3			
BIL rel	Branch if IRQ Pin Low	$PC \leftarrow (PC) + 2 + rel? IRQ = 0$	-	_	_	_	_	REL	2E	rr	3			
BIT #opr BIT opr BIT opr,X BIT opr,X BIT,X	Bit Test Accumulator with Memory Byte	(A) ∧ (M)	_		‡	‡	_	IMM DIR EXT IX2 IX1 IX	A5 B5 C5 D5 E5 F5	ii dd hh II ee ff ff				
BLO rel	Branch if Lower (Same as BCS)	PC ← (PC) + 2 + rel? C = 1	-		_	_	_	REL	25	rr	3			
BLS rel	Branch if Lower or Same	$PC \leftarrow (PC) + 2 + rel? C \lor Z = 1$	_	_	_	_	_	REL	23	rr	3			
BMC rel	Branch if Interrupt Mask Clear	$PC \leftarrow (PC) + 2 + rel? I = 0$	-	_	_	_	_	REL	2C	rr	3			
BMI rel	Branch if Minus	PC ← (PC) + 2 + rel? N = 1	_	_	_	_	_	REL	2B	rr	3			
BMS rel	Branch if Interrupt Mask Set	PC ← (PC) + 2 + rel ? I = 1	-	_	_	_	_	REL	2D	rr	3			
BNE rel	Branch if Not Equal	$PC \leftarrow (PC) + 2 + rel? Z = 0$			_	_	_	REL	26	rr	3			
BPL rel	Branch if Plus	$PC \leftarrow (PC) + 2 + rel? N = 0$	-		_	_	_	REL	2A	rr	3			
BRA rel	Branch Always	PC ← (PC) + 2 + rel? 1 = 1	_			_	_	REL	20	rr	3			
BRCLR n opr rel	Branch if Bit n Clear	PC ← (PC) + 2 + <i>rel</i> ? Mn = 0		_	_	_	‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	05 07 09 0B 0D	dd rr dd rr dd rr dd rr	5 5 5 5 5 5			
BRN rel	Branch Never	PC ← (PC) + 2 + rel? 1 = 0	_	_	_	_	_	REL	21	rr	3			
BRSET n opr rel	Branch if Bit n Set	PC ← (PC) + 2 + <i>rel</i> ? Mn = 1	_		_	_	‡	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	04 06 08 0A 0C	dd rr dd rr dd rr dd rr dd rr dd rr	5 5 5 5 5 5			
BSET n opr	Set Bit n	Mn ← 1	_		_	_	_	DIR (b0) DIR (b1) DIR (b2) DIR (b3) DIR (b4) DIR (b5) DIR (b6) DIR (b7)	12 14 16 18 1A 1C	dd dd dd dd dd dd dd dd	5 5 5 5 5 5 5 5			

Table 6. Instruction Set Summary (Continued)

Source	Operation	Description		Effect on CCR						Operand	Cycles
Form	Form Operation Description				N	z	С	Add	Opcode	Ope	င်
BSR rel	Branch to Subroutine	$\begin{array}{c} PC \leftarrow (PC) + 2; push (PCL) \\ SP \leftarrow (SP) - 1; push (PCH) \\ SP \leftarrow (SP) - 1 \\ PC \leftarrow (PC) + \mathit{rel} \end{array}$	_	_	_	_	_	REL	AD	rr	6
CLC	Clear Carry Bit	C ← 0		_	_	_	0	INH	98		2
CLI	Clear Interrupt Mask	I ← 0	-	0	_	_	_	INH	9A		2
CLR opr CLRA CLRX CLR opr,X CLR ,X	Clear Byte	$\begin{array}{l} M \leftarrow \$00 \\ A \leftarrow \$00 \\ X \leftarrow \$00 \\ M \leftarrow \$00 \\ M \leftarrow \$00 \\ \end{array}$		_	0	1	_	DIR INH INH IX1 IX	3F 4F 5F 6F 7F	dd ff	5 3 6 5
CMP #opr CMP opr CMP opr CMP opr,X CMP opr,X CMP ,X	Compare Accumulator with Memory Byte	(A) – (M)	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A1 B1 C1 D1 E1 F1	ii dd hh II ee ff ff	
COM opr COMA COMX COM opr,X COM ,X	Complement Byte (One's Complement)	$\begin{aligned} M &\leftarrow (\overline{\underline{M}}) = \$FF - (M) \\ A &\leftarrow (\overline{A}) = \$FF - (A) \\ X &\leftarrow (\overline{X}) = \$FF - (X) \\ M &\leftarrow (\overline{\underline{M}}) = \$FF - (M) \\ M &\leftarrow (\overline{\overline{M}}) = \$FF - (M) \end{aligned}$		_	‡	‡	1	DIR INH INH IX1 IX	33 43 53 63 73	dd ff	5 3 3 6 5
CPX #opr CPX opr CPX opr CPX opr,X CPX opr,X CPX ,X	Compare Index Register with Memory Byte	(X) – (M)	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A3 B3 C3 D3 E3 F3	ii dd hh II ee ff ff	
DEC opr DECA DECX DEC opr,X DEC ,X	Decrement Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) - 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) - 1 \end{aligned}$	_	_	‡	‡	_	DIR INH INH IX1 IX	3A 4A 5A 6A 7A	dd ff	5 3 6 5
EOR #opr EOR opr EOR opr EOR opr,X EOR opr,X EOR ,X	EXCLUSIVE OR Accumulator with Memory Byte	$A \leftarrow (A) \oplus (M)$		_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A8 B8 C8 D8 E8 F8	ii dd hh II ee ff ff	1 1
INC opr INCA INCX INC opr,X INC ,X	Increment Byte	$\begin{aligned} \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{A} &\leftarrow (\mathbf{A}) + 1 \\ \mathbf{X} &\leftarrow (\mathbf{X}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \\ \mathbf{M} &\leftarrow (\mathbf{M}) + 1 \end{aligned}$	_	_	‡	‡	_	DIR INH INH IX1 IX	3C 4C 5C 6C 7C	dd ff	5 3 6 5

MC68HC705KJ1 — Rev. 1.0

18-hc05cpu

Table 6. Instruction Set Summary (Continued)

Source	Operation Description	I	Eff	ect		n	Address Mode	Opcode	Operand	Cycles	
Form	·	·	Н	I	N	Z	С	Ado	o	obe	ં
JMP opr JMP opr JMP opr,X JMP opr,X JMP ,X	Unconditional Jump	PC ← Jump Address	_	_	_		_	DIR EXT IX2 IX1 IX	BC CC DC EC FC	dd hh II ee ff ff	2 3 4 3 2
JSR opr JSR opr JSR opr,X JSR opr,X JSR ,X	Jump to Subroutine	$PC \leftarrow (PC) + n (n = 1, 2, or 3)$ $Push (PCL); SP \leftarrow (SP) - 1$ $Push (PCH); SP \leftarrow (SP) - 1$ $PC \leftarrow Effective Address$	_	_	_	_	_	DIR EXT IX2 IX1 IX	BD CD DD ED FD	dd hh II ee ff ff	5 6 7 6 5
LDA #opr LDA opr LDA opr LDA opr,X LDA opr,X LDA ,X	Load Accumulator with Memory Byte	A ← (M)	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	A6 B6 C6 D6 E6 F6	ii dd hh II ee ff ff	2 3 4 5 4 3
LDX #opr LDX opr LDX opr LDX opr,X LDX opr,X LDX ,X	Load Index Register with Memory Byte	X ← (M)	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	AE BE CE DE EE FE	ii dd hh II ee ff ff	2 3 4 5 4 3
LSL opr LSLA LSLX LSL opr,X LSL ,X	Logical Shift Left (Same as ASL)	D 0 b7 b0	_	_	‡	‡	‡	DIR INH INH IX1 IX	38 48 58 68 78	dd ff	5 3 3 6 5
LSR opr LSRA LSRX LSR opr,X LSR ,X	Logical Shift Right	0	_	_	0	‡	‡	DIR INH INH IX1 IX	34 44 54 64 74	dd ff	5 3 6 5
MUL	Unsigned Multiply	$X : A \leftarrow (X) \times (A)$	0	_	_	_	0	INH	42		11
NEG opr NEGA NEGX NEG opr,X NEG ,X	Negate Byte (Two's Complement)	$\begin{array}{c} M \leftarrow -(M) = \$00 - (M) \\ A \leftarrow -(A) = \$00 - (A) \\ X \leftarrow -(X) = \$00 - (X) \\ M \leftarrow -(M) = \$00 - (M) \\ M \leftarrow -(M) = \$00 - (M) \end{array}$	_	_	‡	‡	‡	DIR INH INH IX1 IX	30 40 50 60 70	dd ff	5 3 6 5
NOP	No Operation		E	_	E	Ŀ	Ŀ	INH	9D		2
ORA #opr ORA opr ORA opr ORA opr,X ORA opr,X ORA ,X	Logical OR Accumulator with Memory	$A \leftarrow (A) \vee (M)$	_	_	‡	‡	_	IMM DIR EXT IX2 IX1 IX	AA BA CA DA EA FA	ii dd hh II ee ff ff	2 3 4 5 4 3

Table 6. Instruction Set Summary (Continued)

Source	Operation	Description	I	Eff	ect		n	Address Mode	Opcode	Operand	Cycles
Form	operane.	2000p	Н	I	N	z	С	Add	odo	Ope	ػٙ
ROL opr ROLA ROLX ROL opr,X ROL ,X	Rotate Byte Left through Carry Bit	b7 b0	-	_	‡	‡	‡	DIR INH INH IX1 IX	39 49 59 69 79	dd ff	5 3 3 6 5
ROR opr RORA RORX ROR opr,X ROR ,X	Rotate Byte Right through Carry Bit	b7 b0		_	‡	‡	‡	DIR INH INH IX1 IX	36 46 56 66 76	dd ff	5 3 3 6 5
RSP	Reset Stack Pointer	SP ← \$00FF	_	_	_	_	_	INH	9C		2
RTI	Return from Interrupt	$SP \leftarrow (SP) + 1; Pull (CCR)$ $SP \leftarrow (SP) + 1; Pull (A)$ $SP \leftarrow (SP) + 1; Pull (X)$ $SP \leftarrow (SP) + 1; Pull (PCH)$ $SP \leftarrow (SP) + 1; Pull (PCL)$	‡	‡	‡	‡	‡	INH	80		9
RTS	Return from Subroutine	$SP \leftarrow (SP) + 1$; Pull (PCH) $SP \leftarrow (SP) + 1$; Pull (PCL)	_	_	_	_	_	INH	81		6
SBC #opr SBC opr SBC opr SBC opr,X SBC opr,X SBC ,X	Subtract Memory Byte and Carry Bit from Accumulator	$A \leftarrow (A) - (M) - (C)$	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A2 B2 C2 D2 E2 F2	ii dd hh II ee ff ff	2 3 4 5 4 3
SEC	Set Carry Bit	C ← 1	_	_	_	_	1	INH	99		2
SEI	Set Interrupt Mask	I ← 1	_	1	_	_	_	INH	9B		2
STA opr STA opr STA opr,X STA opr,X STA ,X	Store Accumulator in Memory	M ← (A)	_	_	‡	‡	_	DIR EXT IX2 IX1 IX	B7 C7 D7 E7 F7	dd hh II ee ff ff	
STOP	Stop Oscillator and Enable IRQ Pin		_	0	_	_	_	INH	8E		2
STX opr STX opr STX opr,X STX opr,X STX ,X	Store Index Register In Memory	$M \leftarrow (X)$		_	‡	‡	_	DIR EXT IX2 IX1 IX	BF CF DF EF FF	dd hh II ee ff ff	
SUB #opr SUB opr SUB opr SUB opr,X SUB opr,X SUB ,X	Subtract Memory Byte from Accumulator	A ← (A) − (M)	_	_	‡	‡	‡	IMM DIR EXT IX2 IX1 IX	A0 B0 C0 D0 E0 F0	ii dd hh II ee ff ff	2 3 4 5 4 3

50

Table 6. Instruction Set Summary (Continued)

Source	Operation	Description		Eff (ec		n	Address Mode	Opcode	Operand	Cycles
Form	Form Description		Н	ı	N	Z	С	Ado	ď	Ope	လွ
SWI	Software Interrupt	$\begin{array}{c} PC \leftarrow (PC) + 1; \ Push \ (PCL) \\ SP \leftarrow (SP) - 1; \ Push \ (PCH) \\ SP \leftarrow (SP) - 1; \ Push \ (X) \\ SP \leftarrow (SP) - 1; \ Push \ (A) \\ SP \leftarrow (SP) - 1; \ Push \ (CCR) \\ SP \leftarrow (SP) - 1; \ I \leftarrow 1 \\ PCH \leftarrow Interrupt \ Vector \ High \ Byte \\ PCL \leftarrow Interrupt \ Vector \ Low \ Byte \\ \end{array}$		1				INH	83		10
TAX	Transfer Accumulator to Index Register	X ← (A)	_	_	-	-	_	INH	97		2
TST opr TSTA TSTX TST opr,X TST ,X	Test Memory Byte for Negative or Zero	(M) – \$00	_	_	‡	‡	_	DIR INH INH IX1 IX	3D 4D 5D 6D 7D	dd ff	4 3 3 5 4
TXA	Transfer Index Register to Accumulator	$A \leftarrow (X)$	_	_	-	_	_	INH	9F		2
WAIT	Stop CPU Clock and Enable Interrupts		_	0	_	_	-	INH	8F		2

Α	Accumulator	opr	Operand (one or two bytes)
С	Carry/borrow flag	PC	Program counter
CCR	Condition code register	PCH	Program counter high byte
dd	Direct address of operand	PCL	Program counter low byte
dd rr	Direct address of operand and relative offset of branch instruction	REL	Relative addressing mode
DIR	Direct addressing mode	rel	Relative program counter offset byte
ee ff	High and low bytes of offset in indexed, 16-bit offset addressing	rr	Relative program counter offset byte
EXT	Extended addressing mode	SP	Stack pointer
ff	Offset byte in indexed, 8-bit offset addressing	Χ	Index register
Н	Half-carry flag	Z	Zero flag
hh II	High and low bytes of operand address in extended addressing	#	Immediate value
I	Interrupt mask	٨	Logical AND
ii	Immediate operand byte	V	Logical OR
IMM	Immediate addressing mode	\oplus	Logical EXCLUSIVE OR
INH	Inherent addressing mode	()	Contents of
IX	Indexed, no offset addressing mode	-()	Negation (two's complement)
IX1	Indexed, 8-bit offset addressing mode	\leftarrow	Loaded with
IX2	Indexed, 16-bit offset addressing mode	?	If
M	Memory location	:	Concatenated with
N	Negative flag	‡	Set or cleared
n	Any bit	_	Not affected

Table 7. Opcode Map

68	Bit Manipulation		Branch		Read	l-Modify-\	Vrite		Con	trol			Register	/Memory]	
Ċ.		DIR	DIR	REL	DIR	INH	INH	IX1	IX	INH	INH	IMM	DIR	EXT	IX2	IX1	IX	
368HC705KJ1	MSB LSB	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	MSB LSB
(J1 –	0	5 BRSET0 3 DIR	BSET0 2 DIR	BRA 2 REL	NEG	NEGA	3 NEGX 1 INH	NEG	NEG	RTI		2 SUB 2 IMM	3 SUB 2 DIR	SUB 3 EXT	SUB 3 IX2	SUB IX1	SUB I IX	0
- Rev.	1	5 BRCLR0 3 DIR	5 BCLR0 2 DIR	3 BRN 2 REL						6 RTS 1 INH		2 CMP 2 IMM	CMP 2 DIR	CMP 3 EXT	5 CMP 3 IX2;	CMP 2 IX1	CMP I IX	1
. 1.0	2	5 BRSET1 3 DIR	BSET1 2 DIR	3 BHI 2 REL		11 MUL 1 INH						SBC 2 IMM	SBC 2 DIR	SBC 3 EXT	5 SBC 3 IX2	SBC IX1	SBC IX	2
	3	5 BRCLR1 3 DIR	5 BCLR1 2 DIR	3 BLS 2 REL	COM 2 DIR	COMA 1 INH	COMX 1 INH		COM 1 IX	SWI 1 INH		CPX 2 IMM	CPX 2 DIR	CPX 3 EXT	5 CPX 3 IX2	CPX 2 IX1	CPX I IX	3
	4	BRSET2 3 DIR	BSET2 2 DIR	BCC 2 REL	LSR 2 DIR	LSRA 1 INH	LSRX 1 INH	6 LSR 2 IX1	LSR			2 AND 2 IMM	3 AND 2 DIR	AND 3 EXT	5 AND 3 IX2	AND 2 IX1	AND I IX	4
	5	5 BRCLR2 3 DIR		3 BCS/BLO 2 REL								BIT 2 IMM	BIT 2 DIR	BIT 3 EXT	5 BIT 3 IX2	BIT 2 IX1	BIT I IX	5
	6	BRSET3 3 DIR	BSET3 2 DIR	3 BNE 2 REL	FOR 2 DIR	3 RORA 1 INH	RORX 1 INH		ROR IX			2 LDA 2 IMM	3 LDA 2 DIR	4 LDA 3 EXT	5 LDA 3 IX2	LDA 2 IX1	LDA I IX	6
	7	5 BRCLR3 3 DIR	BCLR3 2 DIR	3 BEQ 2 REL	5 ASR 2 DIR	3 ASRA 1 INH	ASRX 1 INH	6 ASR 2 IX1	ASR 1		TAX 1 INH		STA 2 DIR	STA 3 EXT	STA 3 IX2	5 STA 2 IX1	STA I IX	7
	8	BRSET4 3 DIR	BSET4 2 DIR	BHCC 2 REL	5 ASL/LSL 2 DIR	3 ASLA/LSLA 1 INH	3 ASLX/LSLX 1 INH	2 IX1	ASL/LSL 1 IX		CLC 1 INH	EOR 2 IMM	EOR 2 DIR	EOR 3 EXT	5 EOR 3 IX2	EOR IX1	EOR IX	8
	9	5 BRCLR4 3 DIR	BCLR4 2 DIR	3 BHCS 2 REL	FOL 2 DIR	3 ROLA 1 INH	ROLX 1 INH		ROL 1 IX		SEC 1 INH	ADC 2 IMM	3 ADC 2 DIR	ADC 3 EXT	ADC 3 IX2	ADC 1X1	ADC I IX	9
	Α	5 BRSET5 3 DIR	BSET5 2 DIR	3 BPL 2 REL	DEC 2 DIR	3 DECA 1 INH	DECX 1 INH	DEC 2 IX1	DEC		CLI 1 INH	ORA 2 IMM	ORA 2 DIR	ORA 3 EXT	5 ORA 3 IX2	ORA 2 IX1	ORA I IX	Α
	В	5 BRCLR5 3 DIR	BCLR5 2 DIR	3 BMI 2 REL							SEI 1 INH	ADD 2 IMM	3 ADD 2 DIR	ADD 3 EXT	ADD 3 IX2	ADD 1X1	ADD IX	В
	С	5 BRSET6 3 DIR	BSET6 2 DIR	BMC 2 REL	INC 2 DIR	INCA 1 INH	INCX 1 INH	INC 2 IX1	INC 1 IX		2 RSP 1 INH		JMP 2 DIR	JMP 3 EXT	JMP 3 IX2	JMP 2 IX1	JMP I IX	С
	D	5 BRCLR6 3 DIR	BCLR6 2 DIR	BMS	TST	TSTA 1 INH	TSTX 1 INH	5 TST 2 IX1	TST		NOP 1 INH	6 BSR 2 REL	JSR 2 DIR	JSR 3 EXT	7 JSR 3 IX2	JSR 2 IX1	JSR I IX	D
	E	5 BRSET7 3 DIR	BSET7 2 DIR	3 BIL 2 REL						STOP 1 INH		LDX 1 IMM	LDX 2 DIR	LDX 3 EXT	5 LDX 3 IX2	LDX 2 IX1	LDX I IX	E
	F	5 BRCLR7 3 DIR	5 BCLR7 2 DIR	3 BIH 2 REL	5 CLR 2 DIR	CLRA	3 CLRX 1 INH	CLR	CLR	WAIT	TXA 1 INH		STX 2 DIR	5 STX 3 EXT	STX 3 IX2	5 STX 2 IX1	STX I IX	F
		INH = Inh	erent	REL =	Relative						5	MSB	0	MSB of 0	Opcode in I	Hexadecim	al	

INH = Inherent IMM = Immediate DIR = Direct

EXT = Extended

IX = Indexed, No Offset IX1 = Indexed, 8-Bit Offset

IX1 = Indexed, 8-Bit Offset IX2 = Indexed, 16-Bit Offset

LSB of Opcode in Hexadecimal

LSB

0

MSB of Opcode in Hexadecimal

5 Number of Cycles
Opcode Mnemonic
3 DIR
Number of Bytes/Addressing Mode

Resets and Interrupts

Contents	Introduction	3
	Resets5	4
	Power-On Reset	4
	External Reset5	5
	COP Watchdog Reset5	6
	Illegal Address Reset5	6
	Interrupts5	6
	Software Interrupt	6
	External Interrupt5	6
	Timer Interrupts5	9
	Real-Time Interrupt5	9
	Timer Overflow Interrupt5	9
	Interrupt Processing	9

Introduction

Reset initializes the MCU by returning the program counter to a known address and by forcing control and status bits to known states.

Interrupts temporarily change the sequence of program execution to respond to events that occur during processing.

1-ri_a

Resets

A reset immediately stops the operation of the instruction being executed, initializes certain control and status bits, and loads the program counter with a user-defined reset vector address. The following sources can generate a reset:

- Power-on reset (POR) circuit
- RESET pin
- Computer operating properly (COP) watchdog
- Illegal address




Figure 1. Reset Sources


Power-On Reset

A positive transition on the V_{DD} pin generates a power-on reset.

NOTE:

The power-on reset is strictly for power-up conditions and cannot be used to detect drops in power supply voltage.

A 4064-t_{CYC} (internal clock cycle) delay after the oscillator becomes active allows the clock generator to stabilize. If any reset source is active at the end of this delay, the MCU remains in the reset condition until all reset sources are inactive.




NOTES:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. 4064 cycles or 128 cycles depending on state of SOSCD bit in MOR.
- 3. Internal clock, internal address bus, and internal data bus are not available externally.

Figure 2. Power-On Reset Timing

External Reset

A logic 0 applied to the \overline{RESET} pin for 1 1/2 t_{cyc} generates an external reset. A Schmitt trigger senses the logic level at the \overline{RESET} pin.



NOTES:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 3. External Reset Timing

Table 1. External Reset Timing

Characteristic	Symbol	Min	Max	Unit
RESET Pulse Width	t _{RL}	1.5	_	t _{cyc}

Resets and Interrupts

COP Watchdog Reset

A timeout of the COP watchdog generates a COP reset. The COP watchdog is part of a software error detection system and must be cleared periodically to start a new timeout period. To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$07F0.

Illegal Address Reset

An opcode fetch from an address not in RAM or EPROM generates a reset.

Interrupts

The following sources can generate interrupts:

- SWI instruction
- External interrupt pins
 - IRQ/V_{PP} pin
 - PA0-PA3
- Timer
 - Real-time interrupt flag (RTIF)
 - Timer overflow flag (TOF)

An interrupt temporarily stops the program sequence to process a particular event. An interrupt does not stop the operation of the instruction being executed, but takes effect when the current instruction completes its execution. Interrupt processing automatically saves the CPU registers on the stack and loads the program counter with a user-defined interrupt vector address.

Software Interrupt

The software interrupt (SWI) instruction causes a nonmaskable interrupt.

External Interrupt

An interrupt signal on the \overline{IRQ}/V_{PP} pin latches an external interrupt request. When the CPU completes its current instruction, it tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition

MC68HC705KJ1 — Rev. 1.0

code register. If the I bit is clear, the CPU then begins the interrupt sequence.

The CPU clears the IRQ latch during interrupt processing, so that another interrupt signal on the \overline{IRQ}/V_{PP} pin can latch another interrupt request during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. Figure 4 shows the \overline{IRQ}/V_{PP} pin interrupt logic.




Figure 4. External Interrupt Logic

Setting the I bit in the condition code register disables external interrupts.

The port A external interrupt bit (PIRQ) in the mask option register enables pins PA0–PA3 to function as external interrupt pins.

The external interrupt sensitivity bit (LEVEL) in the mask option register controls interrupt triggering sensitivity of external interrupt pins. The $\overline{\text{IRQ}}/\text{V}_{PP}$ pin can be negative-edge triggered only or negative-edge and low-level triggered. Port A external interrupt pins can be positive-edge triggered only or both positive-edge and high-level triggered. The level-sensitive triggering option allows multiple external interrupt sources to be wire-ORed to an external interrupt pin. An external interrupt request, shown in **Figure 5**, is latched as long as any source is holding an external interrupt pin low.




Figure 5. External Interrupt Timing

Table 2. External Interrupt Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	125		ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾		t _{cyc}

- 1. V_{DD} = 5.0 Vdc ±10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
- 2. The minimum $\rm t_{ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $\rm t_{CVC}$

Table 3. External Interrupt Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	250	1	ns
Interrupt Pulse Period	t _{ILIL}	Note ⁽²⁾	1	t _{cyc}

- 1. V_{DD} = 3.3 Vdc ±10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
- 2. The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm cyc}.$

MC68HC705KJ1 — Rev. 1.0

Timer Interrupts

The timer can generate the following interrupt requests:

- Real time
- Timer overflow

Setting the I bit in the condition code register disables timer interrupts.

Real-Time Interrupt

A real-time interrupt occurs if the real-time interrupt flag, RTIF, becomes set while the real-time interrupt enable bit, RTIE, is also set. RTIF and RTIE are in the timer status and control register.

Timer Overflow Interrupt

A timer overflow interrupt request occurs if the timer overflow flag, TOF, becomes set while the timer overflow interrupt enable bit, TOIE, is also set. TOF and TOIE are in the timer status and control register.

Interrupt Processing

The CPU takes the following actions to begin servicing an interrupt:

- Stores the CPU registers on the stack in the order shown in Figure 6
- Sets the I bit in the condition code register to prevent further interrupts
- Loads the program counter with the contents of the appropriate interrupt vector locations:
 - \$07FC and \$07FD (software interrupt vector)
 - \$07FA and \$07FB (external interrupt vector)
 - \$07F8 and \$07F9 (timer interrupt vector)

The return from interrupt (RTI) instruction causes the CPU to recover the CPU registers from the stack as shown in **Figure 6**.




Figure 6. Interrupt Stacking Order

Table 4. Reset/Interrupt Vector Addresses

Function	Source	Local Mask	Global Mask	Priority (1 = Highest)	Vector Address	
Reset	Power-On RESET Pin COP Watchdog ⁽¹⁾ Illegal Address	None	None	1	\$07FE—\$07FF	
Software Interrupt (SWI)	errupt User Code		None	Same Priority as Instruction	\$07FC-\$07FD	
External Interrupt	IRO/V _{DD} Pin		l Bit	2	\$07FA-\$07FB	
Timer Interrupts	RTIF Bit TOF Bit	RTIE Bit TOIE Bit	l Bit	3	\$07F8—\$07F9	

^{1.} The COP watchdog is programmable in the mask option register.




Figure 7. Interrupt Flowchart

MC68HC705KJ1 — Rev. 1.0

10-ri_a

Low-Power Modes

Contents

Introduction
Exiting Stop and Wait Modes64
Exiting Stop Mode
Exiting Wait Mode65
Effects of Stop and Wait Modes
Clock Generation
STOP
WAIT
CPU
STOP
WAIT
COP Watchdog
STOP
WAIT67
Timer
STOP
WAIT
EPROM/OTPROM
STOP
WAIT
Data-Retention Mode
Timing

1-ri_a

Introduction

The MCU can enter the following low-power standby modes:

- Stop mode The STOP instruction puts the MCU in its lowest power-consumption mode.
- Wait mode The WAIT instruction puts the MCU in an intermediate power-consumption mode.
- Halt mode Halt mode is identical to wait mode, except that an oscillator stabilization delay of 1 to 4064 internal clock cycles occurs when the MCU exits halt mode. The stop-to-wait conversion bit, SWAIT, in the mask option register, enables halt mode.
 - Enabling halt mode prevents the computer operating properly (COP) watchdog from being inadvertently turned off by a STOP instruction.
- Data-retention mode In data-retention mode, the MCU retains RAM contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.

Exiting Stop and Wait Modes

The following events bring the MCU out of stop mode and load the program counter with the reset vector or with an interrupt vector:

Exiting Stop Mode

- External reset A logic 0 on the RESET pin resets the MCU, starts the CPU clock, and loads the program counter with the contents of locations \$07FE and \$07FF.
- External interrupt A high-to-low transition on the IRQ/V_{PP} pin or a low-to-high transition on an enabled port A external interrupt pin starts the CPU clock and loads the program counter with the contents of locations \$07FA and \$07FB.

Exiting Wait Mode

- External reset A logic 0 on the RESET pin resets the MCU, starts the CPU clock, and loads the program counter with the contents of locations \$07FE and \$07FF.
- External interrupt A high-to-low transition on the IRQ/V_{PP} pin or a low-to-high transition on an enabled port A external interrupt pin starts the CPU clock and loads the program counter with the contents of locations \$07FA and \$07FB.
- COP watchdog reset A timeout of the COP watchdog resets the MCU, starts the CPU clock, and loads the program counter with the contents of locations \$07FE and \$07FF. Software can enable timer interrupts so that the MCU periodically can exit wait mode to reset the COP watchdog.
- Timer interrupt Real-time interrupt requests and timer overflow interrupt requests start the MCU clock and load the program counter with the contents of locations \$07F8 and \$07F9.

Effects of Stop and Wait Modes

The STOP and WAIT instructions have the following effects on MCU modules.

STOP The STOP instruction disables the internal oscillator, stopping the CPU

clock and all peripheral clocks.

After exiting stop mode, the CPU clock and all enabled peripheral clocks begin running after the oscillator stabilization delay.

NOTE: The oscillator stabilization delay holds the MCU in reset for the first 4064

internal clock cycles.

Low-Power Modes

WAIT

The WAIT instruction disables the CPU clock.

After exiting wait mode, the CPU clock and all enabled peripheral clocks immediately begin running.

CPU

Effects of STOP and WAIT:

STOP

The STOP instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling external interrupts
- Disables the CPU clock

After exiting stop mode, the CPU clock begins running after the oscillator stabilization delay.

After exit from stop mode by external interrupt, the I bit remains clear.

After exit from stop mode by reset, the I bit is set.

WAIT

The WAIT instruction:

- Clears the interrupt mask (I bit) in the condition code register, enabling interrupts
- Disables the CPU clock

After exit from wait mode by interrupt, the I bit remains clear.

After exit from wait mode by reset, the I bit is set.

COP Watchdog

Effects of STOP and WAIT:

STOP

The STOP instruction:

- Clears the COP watchdog counter
- Disables the COP watchdog clock

NOTE: To prevent the STOP instruction from disabling the COP watchdog. program the stop-to-wait conversion bit (SWAIT) in the mask option register to logic 1.

> After exit from stop mode by external interrupt, the COP watchdog counter immediately begins counting from \$0000 and continues counting throughout the oscillator stabilization delay.

NOTE: Immediately after exiting stop mode by external interrupt, service the COP to ensure a full COP timeout period.

After exit from stop mode by reset:

- The COP watchdog counter immediately begins counting from \$0000.
- The COP watchdog counter is cleared at the end of the oscillator stabilization delay and begins counting from \$0000 again.

The WAIT instruction has no effect on the COP watchdog.

NOTE: To prevent a COP timeout during wait mode, exit wait mode periodically to service the COP.

Timer Effects of STOP and WAIT:

Clears the RTIE, TOFE, RTIF, and TOF bits in the timer status and control register, disabling timer interrupt requests and removing any pending timer interrupt requests

Disables the clock to the timer

After exiting stop mode by external interrupt, the timer immediately resumes counting from the last value before the STOP instruction and continues counting throughout the oscillator stabilization delay.

After exiting stop mode by reset and after the oscillator stabilization delay, the timer resumes operation from its reset state.

WAIT

STOP

5-ri_a

Low-Power Modes

WAIT The WAIT instruction has no effect on the timer.

EPROM/OTPROM Effects of STOP and WAIT:

STOP The STOP instruction during EPROM programming clears the EPGM bit

in the EPROM programming register, removing the programming

voltage from the EPROM.

WAIT The WAIT instruction has no effect on EPROM/OTPROM operation.

Data-Retention Mode

In data-retention mode, the MCU retains RAM contents and CPU register contents at V_{DD} voltages as low as 2.0 Vdc. The data-retention feature allows the MCU to remain in a low power-consumption state during which it retains data, but the CPU cannot execute instructions.


To put the MCU in data-retention mode:

- 1. Drive the RESET pin to logic 0.
- 2. Lower the V_{DD} voltage. The RESET pin must remain low continuously during data-retention mode.

To take the MCU out of data-retention mode:

- Return V_{DD} to normal operating voltage.
- 2. Return the RESET pin to logic 1.

Timing



- I. Internal clocking from OSC1 pin
 Edge-triggered external interrupt mask option
 Edge- and level-triggered external interrupt mask option
 Reset vector shown as example
 4. Reset vector shown as example

Figure 1. Stop Mode Recovery Timing




Figure 2. STOP/HALT/WAIT Flowchart

Parallel I/O Ports

Contents

troduction
ort A
Port A Data Register
Data Direction Register A
Pulldown Register A
Port A LED Drive Capability76
Port A I/O Pin Interrupts
ort B
Port B Data Register
Data Direction Register B
Pulldown Register B
O Port Electrical Characteristics


Introduction

Ten bidirectional pins form one 8-bit input/output (I/O) port and one 2-bit I/O port. All the bidirectional port pins are programmable as inputs or outputs.

NOTE:

Connect any unused I/O pins to an appropriate logic level, either V_{DD} or $V_{SS.}$ Although the I/O ports do not require termination for proper operation, termination reduces excess current consumption and the possibility of electrostatic damage.

1-j_port_a



NOTE:

PB5, PB4, PB1, and PB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.

Figure 1. Parallel I/O Port Register Summary

Port A

Port A is an 8-bit bidirectional port.

Port A Data Register

The port A data register contains a latch for each port A pin.




Figure 2. Port A Data Register (PORTA)

PA[7:0] — Port A Data Bits

These read/write bits are software programmable. Data direction of each port A pin is under the control of the corresponding bit in data direction register A. Reset has no effect on port A data.

Data Direction Register A

Data direction register A determines whether each port A pin is an input or an output.




Figure 3. Data Direction Register A (DDRA)

DDRA[7:0] — Data Direction Register A Bits

These read/write bits control port A data direction. Reset clears DDRA[7:0], configuring all port A pins as inputs.

- 1 = Corresponding port A pin configured as output
- 0 = Corresponding port A pin configured as input

NOTE: Avoid glitches on port A pins by writing to the port A data register before changing data direction register A bits from 0 to 1.

Figure 4 shows the I/O logic of port A.




Figure 4. Port A I/O Circuitry

Writing a logic 1 to a DDRA bit enables the output buffer for the corresponding port A pin; a logic 0 disables the output buffer.

When bit DDRAx is a logic 1, reading address \$0000 reads the PAx data latch. When bit DDRAx is a logic 0, reading address \$0000 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 1** summarizes the operation of the port A pins.

Table 1. Port A Pin Operation

Data Direction Bit	I/O Pin Mode	Accesse	s to Data Bit
Data Direction Bit	I/O FIII WIOGE	Read	Write
0	Input, high-impedance	Pin	Latch ⁽¹⁾
1	Output	Latch	Latch

^{1.} Writing affects data register but does not affect input.

Pulldown Register A

Pulldown register A inhibits the pulldown devices on port A pins programmed as inputs.

NOTE:

If the SWPDI bit in the mask option register is programmed to logic 1, reset initializes all port A pins as inputs with disabled pulldown devices.




Figure 5. Pulldown Register A (PDRA)

PDIA[7:0] — Pulldown Inhibit A Bits

PDIA[7:0] disable the port A pulldown devices. Reset clears PDIA[7:0].

- 1 = Corresponding port A pulldown device disabled
- 0 = Corresponding port A pulldown device not disabled

Port LED Drive Capability

All outputs can drive light-emitting diodes (LEDs). These pins can sink approximately 10 mA of current to V_{SS} .

Port A I/O Pin Interrupts


If the PIRQ bit in the mask option register is programmed to logic 1, PA0–PA3 pins function as external interrupt pins. (See **External Interrupt Module**.)

Port B

Port B is a 2-bit bidirectional port.

Port B Data Register

The port B data register contains a latch for each port B pin.



NOTE:

PB5, PB4, PB1, and PB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.

Figure 6. Port B Data Register (PORTB)

PB[3:2] — Port B Data Bits


These read/write bits are software programmable. Data direction of each port B pin is under the control of the corresponding bit in data direction register B. Reset has no effect on port B data.

NOTE:

PB4–PB5 and PB0–PB1 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.

Data Direction Register B

Data direction register B determines whether each port B pin is an input or an output.



NOTE:

DDRB5, DDRB4, DDRB1, and DDRB0 should be configured as inputs at all times. These bits are available for read/write but are not available externally. Configuring them as inputs will ensure that the pulldown devices are enabled, thus properly terminating them.

Figure 7. Data Direction Register B (DDRB)

DDRB[3:2] — Data Direction Register B Bits

These read/write bits control port B data direction. Reset clears DDRB[3:2], configuring all port B pins as inputs.

- 1 = Corresponding port B pin configured as output
- 0 = Corresponding port B pin configured as input

NOTE: Avoid glitches on port B pins by writing to the port B data register before changing data direction register B bits from 0 to 1.

Figure 8 shows the I/O logic of port B.




Figure 8. Port B I/O Circuitry

Writing a logic 1 to a DDRB bit enables the output buffer for the corresponding port B pin; a logic 0 disables the output buffer.

When bit DDRBx is a logic 1, reading address \$0001 reads the PBx data latch. When bit DDRBx is a logic 0, reading address \$0001 reads the voltage level on the pin. The data latch can always be written, regardless of the state of its data direction bit. **Table 2** summarizes the operation of the port B pins.

Table 2. Port B Pin Operation

Data Direction Bit	I/O Pin Mode	Accesse	s to Data Bit
Data Direction Bit	I/O FIII WIOGE	Read	Write
0	Input, high-impedance	Pin	Latch ⁽¹⁾
1	Output	Latch	Latch


^{1.} Writing affects data register, but does not affect input.

Pulldown Register B

Pulldown register B inhibits the pulldown devices on port B pins programmed as inputs.

NOTE:

If the SWPDI bit in the mask option register is programmed to logic 1, reset initializes all port B pins as inputs with disabled pulldown devices.



NOTE:

These pulldown devices are permanently enabled when PB5, PB4, PB1 and PB0 are configured as inputs.

Figure 9. Pulldown Register B (PDRB)

PDIB[3:2] — Pulldown Inhibit B Bits

PDIB[3:2] disable the port B pulldown devices. Reset clears PDIB[3:2].

- 1 = Corresponding port B pulldown device disabled
- 0 = Corresponding port B pulldown device not disabled

I/O Port Electrical Characteristics

Table 3. I/O Port DC Electrical Characteristics $(V_{DD} = 5.0 \text{ V})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Current Drain Per Pin	I	_	_	25	mA
Output High Voltage (I _{Load} = -2.5 mA) PA4-PA7 (I _{Load} = -5.5 mA) PB2-PB3, PA0-PA3	V _{OH}	V _{DD} -0.8 V _{DD} -0.8	_		V
Output Low Voltage (I _{Load} = 10.0 mA) PA0–PA7, PB2–PB3	V _{OL}	_	_	0.8	V
Input High Voltage PA0–PA7, PB2–PB3	V _{IH}	0.7 x V _{DD}		V _{DD}	V
Input Low Voltage PA0–PA7, PB2–PB3	V _{IL}	V _{SS}	_	0.2 x V _{DD}	V
I/O Ports Hi-Z Leakage Current PA0–PA7, PB2–PB3 (Without Individual Pulldown Activated)	I _{IL}	_	0.2	±1	μΑ
Input Pulldown Current PA0–PA7, PB2–PB3 (With Individual Pulldown Activated)	I _{IL}	35	80	200	μΑ

^{1.} V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.

^{2.} Typical values reflect average measurements at midpoint of voltage range, 25 °C.

Table 4. I/O Port DC Electrical Characteristics $(V_{DD} = 3.3 \text{ V})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Current Drain Per Pin	I	_	_	25	mA
Output High Voltage (I _{Load} = -0.8 mA) PA4-PA7 (I _{Load} = -1.5 mA) PA0-PA3, PB2-PB3	V _{OH}	V _{DD} -0.3 V _{DD} -0.3			V
Output Low Voltage (I _{Load} = 5.0 mA) PA4–PA7 (I _{Load} = 3.5 mA) PA0–PA3, PB2–PB3	V _{OL}	_ _		0.5 0.5	V
Input High Voltage PA0-PA7, PB2-PB3	V _{IH}	0.7 x V _{DD}		V _{DD}	V
Input Low Voltage PA0–PA7, PB2–PB3	V _{IL}	V _{SS}	_	0.2 x V _{DD}	V
I/O Ports Hi-Z Leakage Current PA0-PA7, PB2-PB3 (Without Individual Pulldown Activated)	I _{IL}	_	0.1	±1	μА
Input Pulldown Current PA0–PA7, PB2–PB3 (With Individual Pulldown Activated)	I _{IL}	12	30	100	μА

^{1.} V_{DD} = 3.3 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.

^{2.} Typical values reflect average measurements at midpoint of voltage range, 25 °C.

Computer Operating Properly Module COP

Contents

atures	31
roduction	31
peration	32
COP Watchdog Timeout	32
COP Watchdog Timeout Period	32
Clearing the COP Watchdog	32
errupts	33
OP Register	33
w-Power Modes	34
Stop Mode	34
Wait Mode 8	۱۷

Features

- · Protection from Runaway Software
- Wait and Halt Mode Operation

Introduction

The computer operating properly (COP) watchdog resets the MCU in case of software failure. Software that is operating properly periodically services the COP watchdog and prevents COP reset. The COP watchdog function is programmable by the COPEN bit in the mask option register.

1-@cop0coprt2

MC68HC705KJ1 — Rev. 1.0

Operation

COP Watchdog Timeout

Four counter stages at the end of the timer make up the COP watchdog. The COP resets the MCU if the timeout period occurs before the COP watchdog timer is cleared by application software and the \overline{IRQ}/V_{PP} pin voltage is between V_{SS} and $V_{DD}.$ Periodically clearing the counter starts a new timeout period and prevents COP reset. A COP watchdog timeout indicates that the software is not executing instructions in the correct sequence.

NOTE:

The internal clock drives the COP watchdog. Therefore, the COP watchdog cannot generate a reset for errors that cause the internal clock to stop.

NOTE:

The COP watchdog depends on a power supply voltage at or above a minimum specification and is not guaranteed to protect against brownout.

COP Watchdog Timeout Period

The COP watchdog timer function is implemented by dividing the output of the real-time interrupt circuit (RTI) by eight. The RTI select bits in the timer status and control register control RTI output, and the selected output drives the COP watchdog. (See timer status and control register in **Multifunction Timer Module**.)

Note that the minimum COP timeout period is seven times the RTI period. The COP is cleared asynchronously with the value in the RTI divider; hence, the COP timeout period will vary between 7x and 8x the RTI period.

Clearing the COP Watchdog

To clear the COP watchdog and prevent a COP reset, write a logic 0 to bit 0 (COPC) of the COP register at location \$07F0 (see **Figure 1**). Clearing the COP bit disables the COP watchdog timer regardless of the $\overline{\text{IRQ}}/\text{V}_{\text{PP}}$ pin voltage.

If the main program executes within the COP timeout period, the clearing routine should be executed only once. If the main program takes longer than the COP timeout period, the clearing routine must be executed more than once.

NOTE:

Place the clearing routine in the main program and not in an interrupt routine. Clearing the COP watchdog in an interrupt routine might prevent COP watchdog timeouts even though the main program is not operating properly.

Interrupts

The COP watchdog does not generate interrupts.

COP Register

The COP register (COPR) is a write-only register that returns the contents of EPROM location \$07F0 when read.




Figure 1. COP Register (COPR)

COPC — COP Clear

This write-only bit resets the COP watchdog. Reading address \$07F0 returns undefined results.

Low-Power Modes

The STOP and WAIT instructions have the following effects on the COP watchdog.

Stop Mode

The STOP instruction clears the COP watchdog counter and disables the clock to the COP watchdog.

NOTE:

To prevent the STOP instruction from disabling the COP watchdog, program the stop-to-wait conversion bit (SWAIT) in the mask option register to logic 1.

Upon exit from stop mode by external reset:

- The counter begins counting from \$0000.
- The counter is cleared again after the oscillator stabilization delay and begins counting from \$0000 again.

Upon exit from stop mode by external interrupt:

- The counter begins counting from \$0000.
- The counter is not cleared again after the oscillator stabilization delay and continues counting throughout the oscillator stabilization delay.

NOTE: Immediately after exiting stop mode by external interrupt, service the COP to ensure a full COP timeout period.

Wait Mode

The WAIT instruction has no effect on the COP watchdog.

NOTE: To prevent a COP timeout during wait mode, exit wait mode periodically to service the COP.

External Interrupt Module IRQ

Contents

eatures8	5
ntroduction	6
Operation .8 IRQ/VPP Pin .8	
Optional External Interrupts	
RQ Status and Control Register9	1
iming	2

Features

- Dedicated External Interrupt Pin (IRQ/V_{PP})
- Selectable Interrupt on Four Input/Output (I/O) Pins (PA0–PA3)
- Programmable Edge-Only or Edge- and Level-Interrupt Sensitivity

1-@kbielpa4hpd_a

Introduction

The external interrupt (IRQ) module provides asynchronous external interrupts to the CPU. The following sources can generate external interrupts:

- ĪRQ/V_{PP} pin
- PA0–PA3 pins

Operation

The interrupt request/programming voltage pin (IRQ/V_{PP}) and port A pins 0–3 (PA0–PA3) provide external interrupts. The PIRQ bit in the mask option register (MOR) enables PA0–PA3 as IRQ interrupt sources, which are combined into a single OR'ing function to be latched by the IRQ latch. Figure 1 shows the structure of the IRQ module.

After completing its current instruction, the CPU tests the IRQ latch. If the IRQ latch is set, the CPU then tests the I bit in the condition code register and the IRQE bit in the IRQ status and control register. If the I bit is clear and the IRQE bit is set, the CPU then begins the interrupt sequence. This interrupt is serviced by the interrupt service routine located at \$07FA and \$07FB.

The CPU clears the IRQ latch while it fetches the interrupt vector, so that another external interrupt request can be latched during the interrupt service routine. As soon as the I bit is cleared during the return from interrupt, the CPU can recognize the new interrupt request. **Figure 3** shows the sequence of events caused by an interrupt.




Figure 1. IRQ Module Block Diagram




Figure 2. IRQ Module I/O Register Summary

Table 1. I/O Register Address Summary

Register:	ISCR
Address:	\$000A




Figure 3. Interrupt Flowchart

IRQ

88

IRQ/V_{PP} Pin

An interrupt signal on the \overline{IRQ}/V_{PP} pin latches an external interrupt request. The LEVEL bit in the mask option register provides negative edge-sensitive triggering or both negative edge-sensitive and low level-sensitive triggering for the interrupt function.

If edge- and level-sensitive triggering is selected, a falling edge or a low level on the \overline{IRQ}/V_{PP} pin latches an external interrupt request. Edge- and level-sensitive triggering allows the use of multiple wired-OR external interrupt sources. An external interrupt request is latched as long as any source is holding the \overline{IRQ}/V_{PP} pin low.

If level-sensitive triggering is selected, the \overline{IRQ}/V_{PP} input requires an external resistor to V_{DD} for wired-OR operation. If the \overline{IRQ}/V_{PP} pin is not used, it must be tied to the V_{DD} supply.

If edge-sensitive-only triggering is selected, a falling edge on the \overline{IRQ}/V_{PP} pin latches an external interrupt request. A subsequent external interrupt request can be latched only after the voltage level on the \overline{IRQ}/V_{PP} pin returns to logic 1 and then falls again to logic 0.

The \overline{IRQ}/V_{PP} pin contains an internal Schmitt trigger as part of its input to improve noise immunity. The voltage on this pin can affect the mode of operation and should not exceed V_{DD} .

Optional External Interrupts

The inputs for the lower four bits of port A (PA0–PA3) can be connected to the IRQ pin input of the CPU if enabled by the PIRQ bit in the mask option register. This capability allows keyboard scan applications where the transitions or levels on the I/O pins will behave the same as the \overline{IRQ}/V_{PP} pin except for the inverted phase (logic 1, rising edge). The active state of the \overline{IRQ}/V_{PP} pin is a logic 0 (falling edge).

The PA0–PA3 pins are selected as a group to function as IRQ interrupts and are enabled by the IRQE bit in the IRQ status and control register. The PA0–PA3 pins can be positive-edge triggered only or positive-edge and high-level triggered.

If edge- and level-sensitive triggering is selected, a rising edge or a high level on a PA0–PA3 pin latches an external interrupt request. Edge- and level-sensitive triggering allows the use of multiple wired-OR external interrupt sources. As long as any source is holding a PA0–PA3 pin high, an external interrupt request is latched, and the CPU continues to execute the interrupt service routine.

If edge-sensitive only triggering is selected, a rising edge on a PA0–PA3 pin latches an external interrupt request. A subsequent external interrupt request can be latched only after the voltage level of the previous interrupt signal returns to logic 0 and then rises again to logic 1.

NOTE:

The BIH and BIL instructions apply only to the level on the $\overline{IRQ/V_{PP}}$ pin itself and not to the output of the logic OR function with the PA0–PA3 pins. The state of the individual port A pins can be checked by reading the appropriate port A pins as inputs.

NOTE: Enabled PA0–PA3 pins cause an IRQ interrupt regardless of whether these pins are configured as inputs or outputs.

NOTE: The \overline{IRQ} pin has an internal Schmitt trigger. The optional external interrupts (PA0–PA3) do not have internal Schmitt triggers.

NOTE: The interrupt mask bit (I) in the condition code register (CCR) disables all maskable interrupt requests, including external interrupt requests.

IRQ Status and Control Register

The IRQ status and control register (ISCR) controls and monitors operation of the IRQ module. All unused bits in the ISCR read as logic 0s. The IRQF bit is cleared and the IRQE bit is set by reset.




Figure 4. IRQ Status and Control Register (ISCR)

IRQR — Interrupt Request Reset

This write-only bit clears the external interrupt request flag.

- 1 = Clears external interrupt and IRQF bit
- 0 = No effect on external interrupt and IRQF bit

IRQF — External Interrupt Request Flag

The external interrupt request flag is a clearable, read-only bit that is set when an external interrupt request is pending. Reset clears the IRQF bit.

- 1 = External interrupt request pending
- 0 = No external interrupt request pending

IRQE — External Interrupt Request Enable

This read/write bit enables external interrupts. Reset sets the IRQE bit.

- 1 = External interrupt requests enabled
- 0 = External interrupt requests disabled

The STOP and WAIT instructions set the IRQE bit so that an external interrupt can bring the MCU out of these low-power modes. In addition, reset sets the I bit which masks all interrupt sources.

Timing




Figure 5. External Interrupt Timing

Table 2. External Interrupt Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
IRQ Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	1.5		t _{cyc} ⁽²⁾
IRQ Interrupt Pulse Width (Edge- and Level-Triggered)	t _{ILIH}	1.5	Note (3)	t _{cyc}
PA0–PA3 Interrupt Pulse Width High (Edge-Triggered)	t _{ILIL}	1.5	_	t _{cyc}
PA0–PA3 Interrupt Pulse Width High (Edge- and Level-Triggered)	t _{ILIH}	1.5	Note (3)	t _{cyc}

^{1.} V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to + 85 °C unless otherwise noted.

Table 3. External Interrupt Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
IRQ Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	1.5		t _{cyc} ⁽²⁾
IRQ Interrupt Pulse Width (Edge- and Level-Triggered)	t _{ILIH}	1.5	Note (3)	t _{cyc}
PA0–PA3 Interrupt Pulse Width High (Edge-Triggered)	t _{ILIL}	1.5		t _{cyc}
PA0-PA3 Interrupt Pulse Width High (Edge- and Level-Triggered)	t _{ILIH}	1.5	Note (3)	t _{cyc}

^{1.} V_{DD} = 3.3 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to + 85 °C unless otherwise noted.

^{2.} $t_{cyc} = 1/f_{op}$; $f_{op} = f_{osc}/2$.

^{3.} The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm cyc}$.

^{2.} $t_{cyc} = 1/f_{op}$; $f_{op} = f_{osc}/2$.

^{3.} The minimum $t_{\rm ILIL}$ should not be less than the number of interrupt service routine cycles plus 19 $t_{\rm cyc}$.

Multifunction Timer Module

Contents

Features	
Introduction	
Operation	95
Interrupts	96
I/O Registers	r
Low-Power Modes	

Features

- Timer Overflow
- Four Selectable Interrupt Rates
- Computer Operating Properly (COP) Watchdog Timer

Introduction

The multifunction timer provides a timing reference with programmable real-time interrupt capability. **Figure 1** shows the timer organization.

1-@tim15b1rticlr_a

MC68HC705KJ1 — Rev. 1.0




Figure 1. Multifunction Timer Block Diagram

94




Figure 2. I/O Register Summary

Table 1. I/O Register Address Summary

Register:	TSCR	TCR
Address:	\$0008	\$0009

Operation

A 15-stage ripple counter, preceded by a prescaler that divides the internal clock signal by four, provides the timing reference for the timer functions. The value of the first eight timer stages can be read at any time by accessing the timer counter register at address \$0009. A timer overflow function at the eighth stage allows a timer interrupt every 1024 internal clock cycles.

The next four stages lead to the real-time interrupt (RTI) circuit. The RT1 and RT0 bits in the timer status and control register at address \$0008 allow a timer interrupt every 16,384, 32,768, 65,536, or 131,072 clock cycles. The last four stages drive the selectable COP system. (For information on the COP, refer to the **Computer Operating Properly Module**.)

Interrupts

The following timer sources can generate interrupts:

- Timer overflow flag (TOF) The TOF bit is set when the first eight stages of the counter roll over from \$FF to \$00. The timer overflow interrupt enable bit, TOIE, enables TOF interrupt requests.
- Real-time interrupt flag (RTIF) The RTIF bit is set when the selected RTI output becomes active. The real-time interrupt enable bit, RTIE, enables RTIF interrupt requests.

I/O Registers

The following registers control and monitor the timer operation:

- Timer status and control register (TSCR)
- Timer counter register (TCR)

Timer Status and Control Register

The read/write timer status and control register performs the following functions:

- Flags timer interrupts
- Enables timer interrupts
- Resets timer interrupt flags
- Selects real-time interrupt rates




Figure 3. Timer Status and Control Register (TSCR)

TOF — Timer Overflow Flag

This read-only flag becomes set when the first eight stages of the counter roll over from \$FF to \$00. TOF generates a timer overflow interrupt request if TOIE is also set. Clear TOF by writing a logic 1 to the TOFR bit. Writing to TOF has no effect. Reset clears TOF.

RTIF — Real-Time Interrupt Flag

This read-only flag becomes set when the selected RTI output becomes active. RTIF generates a real-time interrupt request if RTIE is also set. Clear RTIF by writing a logic 1 to the RTIFR bit. Writing to RTIF has no effect. Reset clears RTIF.

TOIE — Timer Overflow Interrupt Enable

This read/write bit enables timer overflow interrupts. Reset clears TOIE.

- 1 = Timer overflow interrupts enabled
- 0 = Timer overflow interrupts disabled

RTIE — Real-Time Interrupt Enable

This read/write bit enables real-time interrupts. Reset clears RTIE.

- 1 = Real-time interrupts enabled
- 0 = Real-time interrupts disabled

TOFR — Timer Overflow Flag Reset

Writing a logic 1 to this write-only bit clears the TOF bit. TOFR always reads as logic 0. Reset clears TOFR.

RTIFR — Real-Time Interrupt Flag Reset

Writing a logic 1 to this write-only bit clears the RTIF bit. RTIFR always reads as logic 0. Reset clears RTIFR.

RT1 and RT0 — Real-Time Interrupt Select Bits

These read/write bits select one of four real-time interrupt rates, as shown in **Table 2**. Because the selected RTI output drives the COP watchdog, changing the real-time interrupt rate also changes the counting rate of the COP watchdog. Reset sets RT1 and RT0.

NOTE: Changing RT1 and RT0 when a COP timeout is imminent can cause a real-time interrupt request to be missed or an additional real-time interrupt request to be generated. To prevent this occurrence, clear the COP timer before changing RT1 and RT0.

Table 2. Real-Time Interrupt Rate Selection

RT1:RT0	RTI Rate	RTI Period (f _{OP} = 2 MHz)	COP Timeout Period (-0/+1 RTI Period)	Minimum COP Timeout Period (f _{OP} = 2 MHz)
0 0	$f_{OP} \div 2^{14}$	8.2 ms	8 x RTI Period	65.5 ms
0 1	$f_{OP} \div 2^{15}$	16.4 ms	8 x RTI Period	131.1 ms
1 0	f _{OP} ÷ 2 ¹⁶	32.8 ms	8 x RTI Period	262.1 ms
1 1	f _{OP} ÷ 2 ¹⁷	65.5 ms	8 x RTI Period	524.3 ms

Timer Counter Register

A 15-stage ripple counter is the core of the timer. The value of the first eight stages is readable at any time from the read-only timer counter register shown in **Figure 4**.




Figure 4. Timer Counter Register (TCR)

Power-on clears the entire counter chain and the internal clock begins clocking the counter. After 4064 cycles (or 16 cycles if the SOSCD bit in the mask option register is set), the power-on reset circuit is released, clearing the counter again and allowing the MCU to come out of reset.

A timer overflow function at the eighth counter stage allows a timer interrupt every 1024 internal clock cycles.

Low-Power Modes

The STOP and WAIT instructions put the MCU in low power-consumption standby states.

Stop Mode

The STOP instruction has the following effects on the timer:

- Clears the timer counter
- Clears interrupt flags (TOF and RTIF) and interrupt enable bits (TOFE and RTIE) in TSCR, removing any pending timer interrupt requests and disabling further timer interrupts.

Wait Mode

The timer remains active after a WAIT instruction. Any enabled timer interrupt request can bring the MCU out of wait mode.

Specifications

Contents

Maximum Ratings
Operating Temperature Range
Thermal Characteristics103
Power Considerations
5.0 V DC Electrical Characteristics
3.3 V DC Electrical Characteristics
Driver Characteristics107
Typical Supply Currents109
EPROM Programming Characteristics
Control Timing
Mechanical Specifications
16-Pin PDIP — Case #648117
16-Pin SOIC — Case #751G
16-Pin Cerdip — Case #620A

1-spec_a

Maximum Ratings

Maximum ratings are the extreme limits to which the MCU can be exposed without permanently damaging it.

The MCU contains circuitry to protect the inputs against damage from high static voltages; however, do not apply voltages higher than those shown in **Table 1**. Keep V_{in} and V_{out} within the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$. Connect unused inputs to the appropriate voltage level, either V_{SS} or V_{DD} .

Table 1. Maximum Ratings⁽¹⁾

Rating	Symbol	Value	Unit
Supply Voltage	V _{DD}	-0.3 to +7.0	V
Current Drain per Pin (Excluding V _{DD} , V _{SS})	I	25	mA
Input Voltage	V _{in}	$V_{SS} - 0.3 \text{ to } V_{DD} + 0.3$	V
ĪRQ/V _{PP} Pin	V _{PP}	V _{SS} – 0.3 to 2 x V _{DD} + 0.3	V
Storage Temperature Range	T _{STG}	-65 to +150	°C

^{1.} Voltages are referenced to $V_{\mbox{\scriptsize SS}}.$

NOTE:

This device is not guaranteed to operate properly at the maximum ratings. Refer to 5.0 V DC Electrical Characteristics and 3.3 V DC Electrical Characteristics for guaranteed operating conditions.

Operating Temperature Range

Table 2. Operating Temperature Range

Package Type	Symbol	Value (T _L to T _H)	Unit
MC68HC705KJ1C ⁽¹⁾ P ⁽²⁾ , CDW ⁽³⁾ , CS ⁽⁴⁾	T _A	-40 to +85	°C

- 1. C = extended temperature range
- 2. P = plastic dual in-line package (PDIP)
- 3. DW = small outline integrated circuit (SOIC)
- 4. S = ceramic DIP (Cerdip)

Thermal Characteristics

Table 3. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance MC68HC705KJ1P ⁽¹⁾ MC68HC705KJ1DW ⁽²⁾ MC68HC705KJ1S ⁽³⁾	θ_{JA}	60	°C/W

- 1. P = plastic dual in-line package (PDIP)
- 2. DW = small outline integrated circuit (SOIC)
- 3. S = ceramic DIP (Cerdip)

Power Considerations

The average chip junction temperature, T_J, in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA}) \tag{1}$$

where:

T_A = ambient temperature in °C

 θ_{JA} = package thermal resistance, junction to ambient in °C/W

 $P_D = P_{INT} + P_{I/O}$

 $P_{INT} = I_{CC} \times V_{CC} = chip internal power dissipation$

 $P_{I/O}$ = power dissipation on input and output pins (user-determined)

For most applications, $P_{I/O} \ll P_{INT}$ and can be neglected.

Ignoring $P_{I/O}$, the relationship between P_D and T_J is approximately:

$$P_{D} = \frac{K}{T_{\perp} + 273 \, ^{\circ}C} \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_D \times (T_A + 273 \,{}^{\circ}C) + \theta_{JA} \times (P_D)^2$$
 (3)

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and be obtained by solving equations (1) and (2) iteratively for any value of P_D .

MC68HC705KJ1 — Rev. 1.0

5.0 V DC Electrical Characteristics

Table 4. DC Electrical Characteristics $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output High Voltage (I _{Load} = -2.5 mA) PA4-PA7 (I _{Load} = -5.5 mA) PB2-PB3, PA0-PA3	V _{OH}	V _{DD} -0.8 V _{DD} -0.8	_	_	V
Output Low Voltage ⁽⁸⁾ (I _{Load} = 10.0 mA) PA0–PA7, PB2–PB3	V _{OL}	_	1	0.8	V
Input High Voltage PA0–PA7, PB2–PB3, IRQ/V _{PP} RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA0–PA7, PB2–PB3, IRQ/V _{PP} RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply Current (f_{OP} = 2.1 MHz; f_{OSC} = 4.2 MHz) Run $Mode^{(3)}$ Wait $Mode^{(4)}$ Stop $Mode^{(5)}$	I _{DD}		4.0 1.0 0.1	6.0 2.8 5.0	mA mA μA
Supply Current (f_{OP} = 4.0 MHz; f_{OSC} = 8.0 MHz) Run Mode ⁽³⁾ Wait Mode ⁽⁴⁾ Stop Mode ⁽⁵⁾	I _{DD}		5.2 1.1 0.1	7.0 3.3 5.0	mA mA μA
I/O Ports Hi-Z Leakage Current PA0–PA7, PB2–PB3 (Without Individual Pulldown Activated)	I _{IL}	_	0.2	±1	μΑ
Input Pulldown Current PA0-PA7, PB2-PB3 (With Individual Pulldown Activated)	I _{IL}	35	80	200	μА
Input Pullup Current RESET	I _{IL}	-15	-35	-85	μА
Input Current ⁽⁶⁾ RESET, IRQ/V _{PP} , OSC1	I _{in}	_	0.2	±1	μА
Capacitance Ports (As Inputs or Outputs) RESET, IRQ/, OSC1, OSC2	C _{out} C _{in}	_	_	12 8	pF pF
Crystal/Ceramic Resonator Oscillator Mode Internal Resistor OSC1 to OSC2 ⁽⁷⁾	R _{osc}	1.0	2.0	3.0	MΩ

- 1. V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
- 2. Typical values at midpoint of voltage range, 25 °C only.
- 3. Run mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2.
- 4. Wait mode I_{DD} : only timer system active. Wait mode is affected linearly by OSC2 capacitance. Wait mode is measured with all ports configured as inputs; $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{DD} 0.2 \text{ V}$. Wait mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- 5. Stop mode I_{DD} is measured with OSC1 = V_{SS} . Stop mode I_{DD} is measured with all ports configured as inputs; V_{IL} = 0.2 V; V_{IH} = V_{DD} 0.2 V.
- 6. Only input high current rated to +1 μA on \overline{RESET} .
- 7. The R_{osc} value selected for RC oscillator versions of this device is unspecified.
- 8. Maximum current drain for all I/O pins combined should not exceed 100 mA.

5-spec_a

MC68HC705KJ1 — Rev. 1.0


3.3 V DC Electrical Characteristics


Table 5. DC Electrical Characteristics $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Typ ⁽²⁾	Max	Unit
Output High Voltage (I _{Load} = -0.8 mA) PA4-PA7 (I _{Load} = -1.5 mA) PA0-PA3, PB2-PB3	V _{OH}	V _{DD} -0.3 V _{DD} -0.3	_	_	V
Output Low Voltage (I _{Load} = 5.0 mA) PA4-PA7 (I _{Load} = 3.5 mA) PA0-PA3, PB2-PB3	V _{OL}	_ _	<u> </u>	0.5 0.5	V
Input High Voltage PA0-PA7, PB2-PB3, IRQ/V _{PP} , RESET, OSC1	V _{IH}	$0.7 \times V_{DD}$	_	V _{DD}	V
Input Low Voltage PA0–PA7, PB2–PB3, IRQ/V _{PP} , RESET, OSC1	V _{IL}	V _{SS}	_	$0.2 \times V_{DD}$	V
Supply Current (f_{OP} = 1.0 MHz; f_{OSC} = 2.0 MHz) Run Mode ⁽³⁾ Wait Mode ⁽⁴⁾ Stop Mode ⁽⁵⁾	I _{DD}	_ _ _	1.2 0.3 0.1	2.5 0.8 5.0	mA mA μA
Supply Current (f_{OP} = 2.1 MHz; f_{OSC} = 4.2 MHz) Run Mode ⁽³⁾ Wait Mode ⁽⁴⁾ Stop Mode ⁽⁵⁾	I _{DD}	_ _ _	1.4 0.3 0.1	3.0 1.0 5.0	mA mA μA
I/O Ports Hi-Z Leakage Current PA0–PA7, PB2–PB3 (Without Individual Pulldown Activated)	I _{IL}	_	0.1	±1	μΑ
Input Pulldown Current PA0-PA7, PB2-PB3 (With Individual Pulldown Activated)	I _{IL}	12	30	100	μΑ
Input Pullup Current RESET	I _{IL}	-10	-25	-45	μΑ
Input Current ⁽⁶⁾ RESET, IRQ/V _{PP} , OSC1	I _{in}	_	0.1	±1	μΑ
Capacitance Ports (As Inputs or Outputs) RESET, IRQ/V _{PP} OSC1, OSC2	C _{out} C _{in}	_	_	12 8	pF pF
Crystal/Ceramic Resonator Oscillator Mode Internal Resistor OSC1 to OSC2 ⁽⁷⁾	R _{osc}	1.0	2.0	3.0	ΜΩ

- 1. V_{DD} = 3.3 Vdc \pm 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
- 2. Typical values at midpoint of voltage range, 25 °C only.
- 3. Run mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20$ pF on OSC2.
- 4. Wait mode I_{DD} : only timer system active. Wait mode is affected linearly by OSC2 capacitance. Wait mode is measured with all ports configured as inputs; $V_{IL} = 0.2 \text{ V}$; $V_{IH} = V_{DD} 0.2 \text{ V}$. Wait mode I_{DD} is measured using external square wave clock source; all inputs 0.2 V from rail; no dc loads; less than 50 pF on all outputs; $C_L = 20 \text{ pF}$ on OSC2.
- 5. Stop mode I_{DD} is measured with OSC1 = V_{SS} . Stop mode I_{DD} is measured with all ports configured as inputs; V_{IL} = 0.2 V; $V_{IH} = V_{DD} 0.2$ V.
- 6. Only input high current rated to +1 μ A on RESET.
- 7. The R_{osc} value selected for RC oscillator versions of this device is unspecified.

Driver Characteristics







NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for $(V_{DD}-V_{OH}) \le 800$ mV @ I_{OH} = -2.5 mA. 2. At V_{DD} = 3.3 V, devices are specified and tested for $(V_{DD}-V_{OH}) \le 300$ mV @ I_{OH} = -0.8 mA.

Figure 1. PA4-PA7 Typical High-Side Driver Characteristics







NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for $(V_{DD}-V_{OH}) \le 800$ mV @ I_{OH} = -5.5 mA. 2. At V_{DD} = 3.3 V, devices are specified and tested for $(V_{DD}-V_{OH}) \le 300$ mV @ I_{OH} = -1.5 mA.

Figure 2. PA0-PA3, PB2-PB3 Typical High-Side Driver Characteristics







NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for V_{OL} \leq 800 mV @ I_{OL} = 10.0 mA. 2. At V_{DD} = 3.3 V, devices are specified and tested for V_{OL} \leq 500 mV @ I_{OL} = 5.0 mA.

Figure 3. PA4-PA7 Typical Low-Side Driver Characteristics






NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for V_{OL} \leq 800 mV @ I_{OL} = 10.0 mA.
- 2. At V_{DD} = 3.3 V, devices are specified and tested for $V_{OL} \le 500$ mV @ I_{OL} = 3.5 mA.

Figure 4. PA0-PA3, PB2-PB3 Typical Low-Side Driver Characteristics


Typical Supply Currents



NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for
- $I_{DD} \le 7.0$ mA @ $f_{OP} = 4.0$ MHz. 2. At $V_{DD} = 3.3$ V, devices are specified and tested for $I_{DD} \le 4.25 \text{ mA } @ f_{OP} = 2.1 \text{ MHz}.$

Figure 5. Typical Operating I_{DD} (25 °C)



NOTES:

- 1. At V_{DD} = 5.0 V, devices are specified and tested for $I_{DD} \le 3.25$ mA @ $f_{OP} = 4.0$ MHz. 2. At $V_{DD} = 3.3$ V, devices are specified and tested for
- $I_{DD} \leq 1.75 \ mA \ @ \ f_{OP} = 2.1 \ MHz.$

Figure 6. Typical Wait Mode I_{DD} (25 °C)

EPROM Programming Characteristics

Table 6. EPROM Programming Characteristics⁽¹⁾

Characteristic	Symbol	Min	Тур	Max	Unit
Programming Voltage IRQ/V _{PP}	V _{PP}	16.0	16.5	17.0	V
Programming Current IRQ/V _{PP}	I _{PP}	_	3.0	10.0	mA
Programming Time Per Array Byte MOR	t _{EPGM} t _{MPGM}	4 4	_	_	ms ms

^{1.} V_{DD} = 5.0 Vdc \pm 10%, V_{SS} = 0 Vdc, T_{A} = -40 $^{\circ}C$ to +85 $^{\circ}C$ unless otherwise noted.

Control Timing

Table 7. Control Timing $(V_{DD} = 5.0 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal Oscillator Option External Clock Source	f _{osc}	— dc	8.0 8.0	MHz
Internal Operating Frequency (f _{osc} ÷ 2) Crystal Oscillator External Clock	f _{OP}	— dc	4.0 4.0	MHz
Cycle Time (1 ÷ f _{OP})	t _{cyc}	250	_	ns
RESET Pulse Width Low	t _{RL}	1.5	_	t _{cyc}
IRQ Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	1.5	_	t _{cyc}
IRQ Interrupt Pulse Width Low (Edge- and Level- Triggered)	t _{ILIL}	1.5	Note ⁽²⁾	t _{cyc}
PA0–PA3 Interrupt Pulse Width High (Edge-Triggered)	t _{IHIL}	1.5	_	t _{cyc}
PA0–PA3 Interrupt Pulse Width (Edge- and Level-Triggered)	t _{IHIH}	1.5	Note ⁽²⁾	t _{cyc}
OSC1 Pulse Width	t _{OH} , t _{OL}	100	_	ns

V_{DD} = 5.0 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
 The maximum width t_{ILIL} or t_{ILIH} should not be more than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc} or the interrupt service routine will be re-entered.

Table 8. Control Timing $(V_{DD} = 3.3 \text{ Vdc})^{(1)}$

Characteristic	Symbol	Min	Max	Unit
Oscillator Frequency Crystal Oscillator Option External Clock Source	f _{osc}	— dc	4.2 4.2	MHz
Internal Operating Frequency (f _{osc} ÷ 2) Crystal Oscillator External Clock	f _{OP}	— dc	2.1 2.1	MHz
Cycle Time (1 ÷ f _{OP})	t _{cyc}	476	_	ns
RESET Pulse Width Low	t _{RL}	1.5	_	t _{cyc}
IRQ Interrupt Pulse Width Low (Edge-Triggered)	t _{ILIH}	1.5	_	t _{cyc}
IRQ Interrupt Pulse Width Low (Edge- and Level- Triggered)	t _{ILIL}	1.5	Note ⁽²⁾	t _{cyc}
PA0–PA3 Interrupt Pulse Width High (Edge-Triggered)	t _{IHIL}	1.5	_	t _{cyc}
PA0–PA3 Interrupt Pulse Width (Edge- and Level-Triggered)	t _{IHIH}	1.5	Note ⁽²⁾	t _{cyc}
OSC1 Pulse Width	t _{OH} , t _{OL}	200	_	ns

V_{DD} = 3.3 Vdc ± 10%, V_{SS} = 0 Vdc, T_A = -40 °C to +85 °C unless otherwise noted.
 The maximum width t_{ILIL} or t_{ILIH} should not be more than the number of cycles it takes to execute the interrupt service routine plus 19 t_{cyc} or the interrupt service routine will be re-entered.






Figure 7. External Interrupt Timing



NOTES:

- 1. Internal clocking from OSC1 pin
- 2. Edge-triggered external interrupt mask option
- 3. Edge- and level-triggered external interrupt mask option
- 4. Reset vector shown as example
 5. 4064 t_{cyc} or 128 t_{cyc} depending on the state of SOSCD bit in MOR


Figure 8. Stop Mode Recovery Timing



NOTES:

- 1. Power-on reset threshold is typically between 1 V and 2 V.
- 2. Internal clock, internal address bus, and internal data bus are not available externally.
- 3. 4064 $t_{\rm cyc}$ or 128 $t_{\rm cyc}$ depending on the state of SOSCD bit in MOR

Figure 9. Power-On Reset Timing



NOTES:

- 1. Internal clock, internal address bus, and internal data bus are not available externally.
- 2. The next rising edge of the internal clock after the rising edge of RESET initiates the reset sequence.

Figure 10. External Reset Timing

Mechanical Specifications

The MC68HC705KJ1 and the RC oscillator and low-speed option devices described in **Appendix A** and **Appendix B** are available in the following packages:


- 648 plastic dual in-line package (PDIP)
- 751G small outline integrated circuit (SOIC)
- 620A ceramic DIP (Cerdip) (windowed)

The following figures show the latest packages at the time of this publication. To make sure that you have the latest package specifications, contact one of the following:

- Local Motorola Sales Office
- Motorola Mfax
 - Phone 602-244-6609
 - EMAIL rmfax0@email.sps.mot.com
- Worldwide Web (wwweb) at http://motorola.com/sps/

Follow Mfax or Worldwide Web on-line instructions to retrieve the current mechanical specifications.

16-Pin PDIP — Case #648




NOTES:

- TES:
 DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
 CONTROLLING DIMENSION: INCH.
 DIMENSION L TO CENTER OF LEADS WHEN
 FORMED PARALLEL.
 DIMENSION B DOES NOT INCLUDE MOLD FLASH.
 ROUNDED CORNERS OPTIONAL.


	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.740	0.770	18.80	19.55	
В	0.250	0.270	6.35	6.85	
С	0.145	0.175	3.69	4.44	
D	0.015	0.021	0.39	0.53	
F	0.040	0.70	1.02	1.77	
G	0.100	BSC	2.54 BSC		
Н	0.050	BSC	1.27 BSC		
J	0.008	0.015	0.21	0.38	
K	0.110	0.130	2.80	3.30	
L	0.295	0.305	7.50	7.74	
M	0°	10 °	0°	10 °	
S	0.020	0.040	0.51	1.01	

16-Pin SOIC — Case #751G



Specifications

16-Pin Cerdip — Case #620A



- NOTES:

 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

 2. CONTROLLING DIMENSION: INCH.

 3. DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.

 4. DIMENSION F MAY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE CERAMIC BODY.

	INC	HES	MILLIN	IETERS	
DIM	MIN	MAX	MIN	MAX	
Α	0.750	0.785	19.05	19.93	
В	0.240	0.295	6.10	7.49	
С		0.200		5.08	
D	0.015	0.020	0.39	0.50	
Ε	0.050 BSC		1.27 BSC		
F	0.055	0.065	1.40	1.65	
G	0.100	BSC	2.54 BSC		
Н	0.008	0.015	0.21	0.38	
K	0.125	0.170	3.18	4.31	
L	0.300 BSC		7.62	BSC	
M	0°	15°	0 °	15°	
N	0.020	0.040	0.51	1.01	

Appendix A MC68HRC705KJ1

Contents

Introduction	119
RC Oscillator Connections	120
Typical Internal Operating Frequency for RC Oscillator Option	121
RC Oscillator Connections (No External Resistor)	122
Typical Internal Operating Frequency Versus Temperature (No External Resistor)	123
Package Types and Order Numbers	124

Introduction

Appendix A introduces the MC68HRC705KJ1, a resistor-capacitor (RC) oscillator mask option version of the MC68HC705KJ1. All of the information in *MC68HC705KJ1 Technical Data* applies to the MC68HRC705KJ1 with the exceptions given in this appendix.

RC Oscillator Connections

For greater cost reduction, the RC oscillator mask option allows the configuration shown in **Figure 1** to drive the on-chip oscillator. Mount the RC components as close as possible to the pins for startup stabilization and to minimize output distortion.




Figure 1. RC Oscillator Connections

NOTE: The optional internal resistor is **not** recommended for configurations that use the RC oscillator connections as shown in **Figure 1**. For such configurations, the oscillator internal resistor (OSCRES) bit of the mask option register should be programmed to a logic 0.

Typical Internal Operating Frequency for RC Oscillator Option

Figure 2 shows typical internal operating frequencies at 25 °C for the RC oscillator option.

NOTE: Tolerance for resistance is \pm 50%. When selecting resistor size, consider the tolerance to ensure that the resulting oscillator frequency does not exceed the maximum operating frequency.




Figure 2. Typical Internal Operating Frequency for Various V_{DD} at 25 $^{\circ}C$ — RC Oscillator Option Only

RC Oscillator Connections (No External Resistor)

For maximum cost reduction, the RC oscillator mask connections shown in **Figure 3** allow the on-chip oscillator to be driven with **no** external components. This can be accomplished by programming the oscillator internal resistor (OSCRES) bit in the mask option register to a logic 1. When programming the OSCRES bit for the MC68HSR705KJ1, an internal resistor is selected which yields typical internal oscillator frequencies as shown in **Figure 4**. The internal resistance for this device is different than the resistance of the selectable internal resistor on the MC68HC705KJ1 and the MC68HSC705KJ1 devices.




Figure 3. RC Oscillator Connections (No External Resistor)

Typical Internal Operating Frequency Versus Temperature (No External Resistor)




Figure 4. Typical Internal Operating Frequency Versus Temperature (OSCRES Bit = 1)

NOTE: Due to process variations, operating voltages, and temperature requirements, the internal resistance and tolerance are unspecified. Typically for a given voltage and temperature, the frequency should not vary more than ± 500 kHz. However, this data is not guaranteed. It is the user's responsibility to ensure that the resulting internal operating

frequency meets user's requirements.

Package Types and Order Numbers

Table 1. MC68HRC705KJ1 (RC Oscillator Option) Order Numbers⁽¹⁾

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
PDIP	648	16	–40 to +85 °C	MC68HRC705KJ1C ⁽²⁾ P ⁽³⁾
SOIC	751G	16	–40 to +85 °C	MC68HRC705KJ1CDW ⁽⁴⁾
Cerdip	620A	16	–40 to +85 °C	MC68HRC705KJ1CS ⁽⁵⁾

- 1. Refer to Introduction (opening section of manual) for standard part ordering information.
- 2. C = extended temperature range
- 3. P = plastic dual in-line package (PDIP)
- 4. DW = small outline integrated circuit (SOIC)
- 5. S = ceramic dual in-line package (Cerdip)

Appendix B MC68HLC705KJ1

Contents

ntroduction	.125
OC Electrical Characteristics	.126
Package Types and Order Numbers	.127

Introduction

Appendix B introduces the MC68HLC705KJ1, a low frequency version of the MC68HC705KJ1 optimized for 32 kHz oscillators. All of the information in *MC68HC705KJ1 Technical Data* applies to the MC68HLC705KJ1 with the exceptions given in this appendix.

DC Electrical Characteristics

Table 1. DC Electrical Characteristics ($V_{DD} = 5 \text{ V}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Current (f _{OP} = 16.0 kHz, f _{OSC} = 32.0 kHz)					
Run	I _{DD}		45	60	μΑ
Wait		_	20	30	μΑ

Table 2. DC Electrical Characteristics ($V_{DD} = 3.3 \text{ V}$)

Characteristic	Symbol	Min	Тур	Max	Unit
Supply Current (f _{OP} = 16.0 kHz, f _{OSC} = 32.0 kHz)					
Run	I _{DD}		25	35	μΑ
Wait		_	10	15	μΑ




Figure 1. Crystal Connections

NOTE: Supply current is impacted by crystal type and external components.

Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

Package Types and Order Numbers

Table 3. MC68HLC705KJ1 (High Speed) Order Numbers⁽¹⁾

Package Type	Case Outline	Pin Count	Operating Temperature	Order Number
PDIP	648	16	–40 to +85 °C	MC68HLC705KJ1C ⁽²⁾ P
SOIC	751G	16	–40 to +85 °C	MC68HLC705KJ1CDW ⁽³⁾
Cerdip	620A	16	–40 to +85 °C	MC68HLC705KJ1CS ⁽⁴⁾

^{1.} Refer to **Introduction** (opening section of manual) for standard part ordering information.

^{2.} C = extended temperature range

^{3.} DW = small outline integrated circuit (SOIC)

^{4.} S = ceramic dual in-line package (Cerdip)

MC68HLC705KJ1

Literature Updates

This document contains the latest data available at publication time. For updates, contact one of the centers listed below:

Literature Distribution Centers

Order literature by mail or phone.

USA/Europe Motorola Literature Distribution

P.O. Box 5405

Denver, Colorado 80217

Phone 1-800-441-2447 or 303-675-2140

Customer Focus Center Phone 1-800-521-6274

Japan Nippon Motorola Ltd.

SPD, Strategic Planning Office, 141 4-32-1 Nishi-Gotanda, Shinigawa-ku

Tokyo, Japan

Phone 03-5487-8488

Hong Kong Motorola Semiconductors H.K. Ltd.

8B Tai Ping Industrial Park 51 Ting Kok Road, Tai Po, N.T.

Hong Kong

Phone 852-26629298

Literature Updates

Mfax

To access this worldwide faxing service call or contact by electronic mail:

RMFAX0@email.sps.mot.com TOUCH-TONE 602-244-6609 US and Canada ONLY, 1-800-774-1848

Or, on the http://motorola.com/sps/ home page, select the Mfax icon. Obtain a fax of complete, easy-to-use Mfax instructions by entering your FAX number and then pressing the 1 key.

Motorola SPS World Marketing World Wide Web Server

Use the Internet to access Motorola's World Wide Web server. Use the following URL:

http://motorola.com/sps/



MC68HC705KJ1 — Rev. 1.0 Technical Data Book

Please help us to continue improving the quality and usefulness of our data books by completing this form and sending your comments to us. You can return the form by mail or FAX it to 512-895-3236.

Thank you for your help and continued support!

1. How do you rate the quality of this data	
High Low	High L
Organization	Tables
Readability 🔲 🔲 🔲 🔲	Table of contents
Accuracy	Page size/binding
Figures 🔲 🔲 🔲 🔲	Overall impression
2. Are you able to find the information you	need easily?
Yes No	
3. What are your recommendations for ma	king this data book more useful?
4. What additional information would you li	ke to see included in future data books?

remove
Ç
line
this
long
cut a
First:

PLEASE PASTE POSTAGE HERE

Motorola 6501 William Cannon Drive West Mail Stop OE50 Austin, Texas 78735-8598 USA

Attention: CSG Publications Department

Second: fold	d back along this li	ne	
Please supply the following informa	ation (optior	nal).	
Name:			
Company Name:			
Title:			
Address:			
City:		State:	Zip:

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and active trademarks of Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer.

How to reach us:

USA/EUROPE/Locations Not Listed: Motorola Literature Distribution, P.O. Box 5405, Denver, Colorado 80217, 1-800-441-2447 or 1-303-675-2140. Customer Focus Center, 1-800-521-6274

JAPAN: Nippon Motorola Ltd.: SPD, Strategic Planning Office, 141, 4-32-1 Nishi-Gotanda, Shinigawa-Ku, Tokyo, Japan. 03-5487-8488

ASIA/PACIFIC: Motorola Semiconductors H.K. Ltd., 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852-26629298

Mfax™, Motorola Fax Back System: RMFAX0@email.sps.mot.com; http://sps.motorola.com/mfax/;

TOUCHTONE, 1-602-244-6609; US and Canada ONLY, 1-800-774-1848

HOME PAGE: http://motorola.com/sps/

Mfax is a trademark of Motorola, Inc. © Motorola, Inc., 1998

