8M x 8bit CMOS Dynamic RAM with Extended Data Out

DESCRIPTION

This is a family of 8,388,608 x 8 bit Extended Data Out Mode CMOS DRAMs. Extended Data Out Mode offers high speed random access of memory cells within the same row. Refresh cycle(4K Ref. or 8K Ref.), access time (-45, -50 or -60), power consumption(Normal or Low power) are optional features of this family. All of this family have $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ -only refresh and Hidden refresh capabilities. Furthermore, Self-refresh operation is available in L-version. This 8Mx8 EDO Mode DRAM family is fabricated using Samsung's advanced CMOS process to realize high band-width, low power consumption and high reliability.

FEATURES

· Part Identification

- K4E660812C-JC/L(3.3V, 8K Ref.)
- K4E640812C-JC/L(3.3V, 4K Ref.)
- K4E660812C-TC/L(3.3V, 8K Ref.)
- K4E640812C-TC/L(3.3V, 4K Ref.)

· Active Power Dissipation

Unit: mW

Speed	8K	4K
-45	324	432
-50	288	396
-60	252	360

• Refresh Cycles

Part	Refresh	Refresh time	
NO.	cycle	Normal	L-ver
K4E660812C*	8K	64ms	128ms
K4E640812C	4K	041115	1201115


- * Access mode & RAS only refresh mode
 - : 8K cycle/64ms(Normal), 8K cycle/128ms(L-ver.) CAS-before-RAS & Hidden refresh mode
 - : 4K cycle/64ms(Normal), 4K cycle/128ms(L-ver.)

Performance Range:

		•		
Speed	trac	tcac	trc	thpc
-45	45ns	12ns	74ns	17ns
-50	50ns	13ns	84ns	20ns
-60	60ns	15ns	104ns	25ns

- Extended Data Out Mode operation
- CAS-before-RAS refresh capability
- RAS-only and Hidden refresh capability
- Self-refresh capability (L-ver only)
- · Fast parallel test mode capability
- LVTTL(3.3V) compatible inputs and outputs
- · Early Write or output enable controlled write
- · JEDEC Standard pinout
- Available in Plastic SOJ and TSOP(II) packages
- +3.3V±0.3V power supply

FUNCTIONAL BLOCK DIAGRAM



Note) "1 : 4K Refrest

SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.



PIN CONFIGURATION (Top Views)

• K4E660 • K4E640		• K4E66 • K4E64	
VCC [1 ° DQ0 [2 C DQ1 [3 C DQ2 [4 C DQ3 [5 C D	32 J Vss 31 J DQ7 30 J DQ6 29 J DQ5 28 J DQ4 27 J Vss 26 J CAS 25 J OE 24 J A12(N.C)* 23 J A11 22 J A10 21 J A9 20 J A8 19 J A7 18 J A6 17 J Vss	Vcc	32
(J: 400m	nil SOJ)	(T : 400mil	TSOP(II))

* (N.C) : N.C for 4K Refresh product

Pin Name	Pin Function
A0 - A12	Address Inputs(8K Product)
A0 - A11	Address Inputs(4K Product)
DQ0 - 7	Data In/Out
Vss	Ground
RAS	Row Address Strobe
CAS	Column Address Strobe
W	Read/Write Input
ŌE	Data Output Enable
Vcc	Power(+3.3V)
N.C	No Connection



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Rating	Units
Voltage on any pin relative to Vss	VIN, VOUT	-0.5 to +4.6	V
Voltage on Vcc supply relative to Vss	Vcc	-0.5 to +4.6	V
Storage Temperature	Tstg	-55 to +150	°C
Power Dissipation	PD	1	W
Short Circuit Output Current	los Address	50	mA

^{*} Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70°C)

Parameter	Symbol	Min	Тур	Max	Units
Supply Voltage	Vcc	3.0	3.3	3.6	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	Vcc+0.3*1	V
Input Low Voltage	VIL	-0.3 ^{*2}	-	0.8	V

^{*1 :} Vcc+1.3V at pulse width≤15ns which is measured at Vcc

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.)

	•			<u> </u>
Parameter	Symbol	Min	Max	Units
Input Leakage Current (Any input 0≤VIN≤Vcc+0.3V, all other pins not under test=0 Volt)	lı(L)	-5	5	uA
Output Leakage Current (Data out is disabled, 0V≤Vouт≤Vcc)	IO(L)	-5	5	uA
Output High Voltage Level(IOH=-2mA)	Voн	2.4	-	V
Output Low Voltage Level(IoL=2mA)	VoL	-	0.4	V



^{*2 : -1.3} at pulse width≤15ns which is measured at Vss

DC AND OPERATING CHARACTERISTICS (Continued)

Cumbal	Power	Speed	М	ax	Units	
Symbol	Power	Speed	K4E660812C	K4E640812C	Offics	
ICC1	Don't care	-45 -50 -60	90 80 70	120 110 100	mA mA mA	
ICC2	Normal L	Don't care	1 1	1 1	mA mA	
Іссз	Don't care	-45 -50 -60	90 80 70	120 110 100	mA mA mA	
ICC4	Don't care	-45 -50 -60	100 90 80	100 90 80	mA mA mA	
ICC5	Normal L	Don't care	0.5 200	0.5 200	mA uA	
ICC6	Don't care	-45 -50 -60	120 110 100	120 110 100	mA mA mA	
ICC7	L	Don't care	350	350	uA	
Iccs	L	Don't care	350	350	uA	

ICC1*: Operating Current (RAS and CAS, Address cycling @trc=min.)

ICC2: Standby Current (RAS=CAS=W=VIH)

Icc3*: RAS-only Refresh Current (CAS=VIH, RAS cycling @trc=min.)

ICC4*: Extended Data Out Mode Current (RAS=VIL, CAS, Address cycling @thpc=min.)

ICC5 : Standby Current ($\overline{RAS} = \overline{CAS} = \overline{W} = VCC-0.2V$)

ICC6*: CAS-Before-RAS Refresh Current (RAS and CAS cycling @trc=min)

ICC7: Battery back-up current, Average power supply current, Battery back-up mode

Input high voltage(ViH)=VCC-0.2V, Input low voltage(ViL)=0.2V, CAS=CAS-before-RAS cycling or 0.2V

W, OE=VIH, Address=Don't care, DQ=Open, TRC=31.25us

ICCS: Self Refresh Current

 $\overline{RAS} = \overline{CAS} = 0.2V, \ \overline{W} = \overline{OE} = A0 \sim A12(A11) = Vcc - 0.2V \ or \ 0.2V, \ DQ0 \sim DQ7 = Vcc - 0.2V, \ 0.2V \ or \ Open$

*Note: Icc1, Icc3, Icc4 and Icc6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. Icc is specified as an average current. In Icc1, Icc3 and Icc6, address can be changed maximum once while RAS=VIL. In Icc4, address can be changed maximum once within one EDO mode cycle time, thpc.



CAPACITANCE (TA=25°C, VCC=3.3V, f=1MHz)

Parameter	Symbol	Min	Max	Units
Input capacitance [A0 ~ A12]	CIN1	-	5	pF
Input capacitance [RAS, CAS, W, OE]	CIN2	-	7	pF
Output capacitance [DQ0 - DQ7]	CDQ	-	7	pF

AC CHARACTERISTICS (0°C≤TA≤70°C, See note 2)

Test condition: Vcc=3.3V±0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V

Development	Comple al		45	-50		-60		1114	NI 4
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Units	Note
Random read or write cycle time	trc	74		84		104		ns	
Read-modify-write cycle time	trwc	101		113		138		ns	
Access time from RAS	trac		45		50		60	ns	3,4,10
Access time from CAS	tcac		12		13		15	ns	3,4,5
Access time from column address	taa		23		25		30	ns	3,10
CAS to output in Low-Z	tcLZ	3		3		3		ns	3
Output buffer turn-off delay from CAS	tcez	3	13	3	13	3	13	ns	6,13
OE to output in Low-Z	toLZ	3		3		3		ns	3
Transition time (rise and fall)	tτ	1	50	1	50	1	50	ns	2
RAS precharge time	trp	25		30		40		ns	
RAS pulse width	tras	45	10K	50	10K	60	10K	ns	
RAS hold time	trsh	8		8		10		ns	
CAS hold time	tсsн	35		38		40		ns	
CAS pulse width	tcas	7	5K	8	10K	10	10K	ns	14
RAS to CAS delay time	trcd	11	33	11	37	14	45	ns	4
RAS to column address delay time	trad	9	22	9	25	12	30	ns	10
CAS to RAS precharge time	tcrp	5		5		5		ns	
Row address set-up time	tasr	0		0		0		ns	
Row address hold time	trah	7		7		10		ns	
Column address set-up time	tasc	0		0		0		ns	
Column address hold time	tcah	7		7		10		ns	
Column address to RAS lead time	tral	23		25		30		ns	
Read command set-up time	trcs	0		0		0		ns	
Read command hold time referenced to $\overline{\text{CAS}}$	trch	0		0		0		ns	8
Read command hold time referenced to RAS	trrh	0		0		0		ns	8
Write command hold time	twch	7		7		10		ns	
Write command pulse width	twp	6		7		10		ns	
Write command to RAS lead time	trwL	8		8		10		ns	
Write command to CAS lead time	tcwL	7		7		10		ns	
Data set-up time	tos	0		0		0		ns	9

CMOS DRAM

AC CHARACTERISTICS (Continued)

Parameter	Symbol		45		50	-(60	Units	Note
r ai ailletei	- Cymbol	Min	Max	Min	Max	Min	Max		Note
Data hold time	tон	7		7		10		ns	9
Refresh period (Normal)	tref		64		64		64	ms	
Refresh period (L-ver)	tref		128		128		128	ms	
Write command set-up time	twcs	0		0		0		ns	7
CAS to W delay time	tcwp	24		27		32		ns	7
RAS to W delay time	trwd	57		64		77		ns	7
Column address to W delay time	tawd	35		39		47		ns	7
CAS set-up time (CAS -before-RAS refresh)	tcsr	5		5		5		ns	
CAS hold time (CAS -before-RAS refresh)	tchr	10		10		10		ns	
RAS to CAS precharge time	trpc	5		5		5		ns	
Access time from CAS precharge	t CPA		24		28		35	ns	3
Hyper Page cycle time	thpc	17		20		25		ns	14
Hyper Page read-modify-write cycle time	thprwc	47		47		56		ns	14
CAS precharge time (Hyper page cycle)	tcp	6.5		7		10		ns	
RAS pulse width (Hyper page cycle)	trasp	45	200K	50	200K	60	200K	ns	
RAS hold time from CAS precharge	trhcp	24		30		35		ns	
OE access time	toea		12		13		15	ns	3
OE to data delay	toed	8		10		13		ns	
CAS precharge to W delay time	tcpwd	36		41		52		ns	
Output buffer turn off delay time from $\overline{\text{OE}}$	toez	3	11	3	13	3	13	ns	6
OE command hold time	toeh	5		5		5		ns	
Write command set-up time (Test mode in)	twrs	10		10		10		ns	11
Write command hold time (Test mode in)	twтн	10		10		10		ns	11
W to RAS precharge time (C-B-R refresh)	twrp	10		10		10		ns	
W to RAS hold time (C-B-R refresh)	twrh	10		10		10		ns	
Output data hold time	tрон	4		5		5		ns	
Output buffer turn off delay from RAS	trez	3	13	3	13	3	13	ns	6,13
Output buffer turn off delay from W	twez	3	13	3	13	3	13	ns	6
W to data delay	twed	8		15		15		ns	
OE to CAS hold time	tосн	5		5		5		ns	
CAS hold time to OE	tсно	5		5		5		ns	
OE precharge time	toep	5		5		5		ns	
W pulse width (Hyper Page Cycle)	twpe	5		5		5		ns	
RAS pulse width (C-B-R self refresh)	trass	100		100		100		us	15,16,1
RAS precharge time (C-B-R self refresh)	trps	74		90		110		ns	15,16,1
CAS hold time (C-B-R self refresh)	tchs	-50		-50		-50		ns	15,16,1

CMOS DRAM

TEST MODE CYCLE (Note 11)

Parameter	Symbol	-45		-50		-60		Units	Note
		Min	Max	Min	Max	Min	Max	Units	Note
Random read or write cycle time	trc	79		89		109		ns	
Read-modify-write cycle time	trwc	110		121		145		ns	
Access time from RAS	trac		50		55		65	ns	3,4,10,12
Access time from CAS	tcac		17		18		20	ns	3,4,5,12
Access time from column address	taa		28		30		35	ns	3,10,12
RAS pulse width	tras	50	10K	55	10K	65	10K	ns	
CAS pulse width	tcas	12	10K	13	10K	15	10K	ns	
RAS hold time	trsh	18		18		20		ns	
CAS hold time	tсsн	39		43		50		ns	
Column Address to RAS lead time	tral	28		30		35		ns	
CAS to W delay time	tcwd	29		35		39		ns	7
RAS to W delay time	trwd	62		72		84		ns	7
Column Address to W delay time	tawd	40		47		54		ns	7
Hyper Page cycle time	tHPC	22		25		30		ns	14
Hyper Page read-modify-write cycle time	thprwc	52		53		61		ns	14
RAS pulse width (Hyper page cycle)	trasp	50	200K	55	200K	65	200K	ns	
Access time from CAS precharge	t CPA		29		33		40	ns	3
OE access time	toea		17		18		20	ns	3
OE to data delay	toed	13		18		20		ns	
OE command hold time	toeh	13		18		20		ns	

NOTES


- 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
- 2. Input voltage levels are Vih/Vil. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 2ns for all inputs.
- 3. Measured with a load equivalent to 1 TTL load and 100pF.
- 4. Operation within the tRCD(max) limit insures that tRAC(max) can be met. tRCD(max) is specified as a reference point only.

 If tRCD is greater than the specified tRCD(max) limit, then access time is controlled exclusively by tCAC.
- 5. Assumes that tRCD≥tRCD(max).
- 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol.
- 7. twcs, trwd, tcwd and tawd are non restrictive operating parameters. They are included in the data sheet as electric characteristics only. If twcs\geqtures(min), the cycles is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd\geqturetcwd(min), trwd\geqturetcwd(min) and tawd\geqturetcwd(min), then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate.
- 8. Either tRCH or tRRH must be satisfied for a read cycle.
- 9. This parameters are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles and to the $\overline{\text{W}}$ falling edge in $\overline{\text{OE}}$ controlled write cycle and read-modify-write cycles.
- 10. Operation within the tRAD(max) limit insures that tRAC(max) can be met. tRAD(max) is specified as a reference point only. If tRAD is greater than the specified tRAD(max) limit, then access time is controlled by tAA.
- 11. These specifications are applied in the test mode.
- 12. In test mode read cycle, the value of tRAC, tAA, tCAC is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet.
- 13. If RAS goes high before CAS high going, the open circuit condition of the output is achieved by CAS high going.

 If CAS goes high before RAS high going, the open circuit condition of the output is achieved by RAS high going.
- 14. tasc≥6ns, Assume tT = 2.0ns, if tasc≤6ns, then tHPC(min) and tcas(min) must be increased by the value of "6ns-tasc".
- 15. If trass≥100us, then RAS precharge time must use trps instead of trp.
- 16. For RAS-only-Refresh and Burst CAS-before-RAS refresh mode, 4096 cycles(4K/8K) of burst refresh must be executed within 64ms before and after self refresh, in order to meet refresh specification.
- 17. For distributed CAS-before-RAS with 15.6us interval, CBR refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.




READ CYCLE




WRITE CYCLE (EARLY WRITE)

NOTE: DOUT = OPEN



WRITE CYCLE (OE CONTROLLED WRITE)


NOTE : DOUT = OPEN








READ - MODIFY - WRITE CYCLE





HYPER PAGE READ CYCLE









HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN






HYPER PAGE READ-MODIFY-WRITE CYCLE








HYPER PAGE READ AND WRITE MIXED CYCLE






RAS - ONLY REFRESH CYCLE*

NOTE : \overline{W} , \overline{OE} , DIN = Don't care DOUT = OPEN




CAS - BEFORE - RAS REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care





HIDDEN REFRESH CYCLE (READ)




^{*} In Hidden refresh cycle of 64Mb A-dile & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.



HIDDEN REFRESH CYCLE (WRITE)

NOTE: DOUT = OPEN









CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care



PACKAGE DIMENSION

