{"payload":{"header_redesign_enabled":false,"results":[{"id":"478177688","archived":false,"color":"#f34b7d","followers":9,"has_funding_file":false,"hl_name":"ic-lab-duth/DRIM4HLS","hl_trunc_description":"DUTH RISC V Microprocessor for High Level Synthesis","language":"C++","mirror":false,"owned_by_organization":true,"public":true,"repo":{"repository":{"id":478177688,"name":"DRIM4HLS","owner_id":60343704,"owner_login":"ic-lab-duth","updated_at":"2023-06-23T16:31:29.140Z","has_issues":true}},"sponsorable":false,"topics":["systemc","risc-v","high-level-synthesis","risc-processor"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":72,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aic-lab-duth%252FDRIM4HLS%2B%2Blanguage%253AC%252B%252B","metadata":null,"csrf_tokens":{"/ic-lab-duth/DRIM4HLS/star":{"post":"y-hubl7ZlOEH1kBEa6Utpr8ja9lWJU3H9X4-LAx59b1A5ogkh0RKOJM5Q-22Zc1G4ZKPwJ0jqToj3p7Sa-XKWQ"},"/ic-lab-duth/DRIM4HLS/unstar":{"post":"DFRRgx2Hl_PMusTFxom9xw7XeKqCeQHlOvZEKlBcGLaZV6haw6onoGbklq7pmSK7mRR-pYdtjf9nch8gnwWZUw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"UbePkPv0gRVnC120g6MEtfEI8y__9ZybXydkV2PEcX12LSgXhF2QTeyzplSttQq4TQB9gyyS6IZuTEUTyI9Q0Q"}}},"title":"Repository search results"}