THE INSTRUCTION SET

8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE Table 5-2

OP CODE	MNEMONIC		OP CODE	MNEMONIC		OP CODE	MNEMONIC		OP CODE	MNEMONIC		OP CODE	MNEMONIC		OP CODE	MNEMONIC	
	NOP		28	DCX	н	56	MOV	D,M	81	ADD	С	AC	XRA	н	D7	RST	2
01	LXI	B.D16	2C	INR	Ĺ	57	MOV	D,A	82	ADD	D	AD	XRA	L	D8	RC	
02	STAX	В	2D	DCR	L	58	MOV	E.B	83	ADD	E	AE	XRA	M	D9	-	
03	INX	В	2E	MVI	L,D8	59	MOV	E,C	84	ADD	H	AF	XRA	A .	DA	IC	Adr
04	INR	В	2F	CMA	-,	5A	MOV	E,D	85	ADD	L	80	ORA	В	DB	IN .	D8
05	DCR	В	30	SIM		5B	MOV	E,E	86	ADD	M	B1	ORA	C	DC	CC	Adr
06	MVI	B.D8	31	LXI	SP.D16	5C	MOV	E,H	87	ADD	A	B2	ORA	D ·	DD	- 1	
07	RLC		32	STA	Adr	5D	MOV	E,L	88	ADC	В	В3	ORA	E	DE	SBI	D8
08	-		33	INX	SP	5E	MOV	E,M	89	ADC	С	B4	ORA	н	DF	RST	3
09	DAD	В	34	INR	M	5F	MOV	E,A	8A	ADC	D	B5	ORA	L	EO.	RPO -	
OA	LDAX	В	35	DCR	M	60	MOV	H,B	8B	ADC	E	86	ORA	M	E1	POP	н
OB	DCX	В	36	MVI	M,D8	61	MOV	H,C	8C	ADC	н	B7	ORA	A	E2	JPO	Adı
OC	INR	C	37	STC		62	MOV	H,D	8D	ADC	L	88	CMP	В	E3	XTHL	
OD	DCR	C	38	-		63	MOV	H,E	8E	ADC	M	89	CMP	C	E4	CPO	Ad
0E	MVI	C.D8	39	DAD	SP	64	MOV	H,H	8F	ADC	A	BA	CMP	D.	E5	PUSH	Н
OF	RRC		3A	LDA	Adr	65	MOV	H,L	90	SUB	В	BB	CMP	E	E6	ANI	D8
10	_		3B	DCX	SP	66	MOV	H,M	91	SUB	C	BC	CMP	H	E7	RST.	4
11	LXI	D.D16	3C	INR	Α	67	MOV	H,A	92	SUB	D	BD	CMP	L	E8	RPE	
12	STAX	D	3D	DCR	Α	68	MOV	L,B	93 .	SUB	E	BE	CMP	M	E9	PCHL	
13	INX	D	3E	MVI	A,D8	69	MOV	L,C	94	SUB	H	BF	CMP	A	EA	JPE	Ad
14	INR	D	3F	CMC		6A	MOV	L,D	95	SUB	L	CO	RNZ		EB	XCHG	
15	DCR	D	40	MOV	B,B	6B	MOV	L,E	96	SUB	M	C1	POP	В	EC	CPE	Ad
16	MVI	D,D8	41	MOV	B,C	6C	MOV	L,H	97	SUB	Α	C2	JŅZ	Adr	ED	-	
17	RAL		42	MOV	B,D	6D	MOV	L,L	98	SBB	В	C3	JMP	Adr	EE	XRI	D8
18	-		43	MOV	B,E	6E	MOV	L,M	99	SBB	C	C4	CNZ	Adr	EF	RST	5
19	DAD	D	44	MOV	В,Н	6F	MOV	L,A	9A	SBB	D	C5	PUSH	В	F0	RP	
1A	LDAX	D	45	MOV	B,L	70	MOV	M,B	9B	SBB	E	C6	ADI	D8	F1	POP	PSI
1B	DCX	D	46	MOV	B,M	71	MOV	M,C	9C	SBB	н	C7	RST	0	F2	JP	Ad
1C	INR	E	47	MOV	B,A	72	MOV	M,D	9D	SBB	L	C8	RZ	(8)	F3	DI	
1D	DCR	E	48	MOV	C,B	73	MOV	M,E	9E	SBB	M	C9	RET	Adr	F4	CP	Ad
1E	MVI	E,D8	49	MOV	C,C	74	MOV	M,H	9F	SBB	Α.	CA	JZ		F5	PUSH	PS
1F	RAR		4A	MOV	C,D	75	MOV	M,L	A0	ANA	В	CB	-		F6.	ORI	D8
20	RIM		48	MOV	C,E	76	HLT		A1	ANA	C	CC	CZ	Adr	. F7	RST	6
21	LXI	H,D16	4C	MOV	C,H	77	MOV	M,A	A2	ANA	D	CD	CALL	Adr	F8	RM -	
22	SHLD	Adr	4D	MOV	C,L	78	MOV	A,B	A3	ANA	E	CE	ACI	D8	F9	SPHL	
23	INX	н	4E	MOV	C,M	79	MOV	A,C	A4	ANA	н	CF	RST	1	FA	JM -	Ad
24	INR	н	4F	MOV	C,A	7A	MOV	A,D	A5	ANA	L.	DO.	RNC		FB	El	
25	DCR	н	50	MOV	D,B	7B	MOV	A,E	A6	ANA	М	D1	POP	D	FC	CM	Ad
26	MVI	H,D8	51	MOV	D,C	7C	MOV	A,H	A7	ANA	Α	D2	JNC	Adr	FD	-	
27	DAA		52	MOV	D,D	7D	MOV	A,L	A8	XRA	В	. D3	OUT	D8	FE	CPI	D8
28	-		53	MOV	D,E	7E	MOV	A,M	A9	XRA	C	D4	CNC	Adr	FF	RST	7
29	DAD	н	54	MOV	D,H	7F	MOV	A,A	AA	XRA	D	D5	PUSH	D	1		
2A	LHLD	Adr	55	MOV	D,L	80	ADD	В	AB	XRA	E	D6	SUI	D8		1	

D8 = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

Adr = 16-bit address.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.