
How to generate the HSYNC signal:

800

96 Pixel Clock cycles = 96 × 40 ns = 3.84 us
as per Figure 14 in the Basys3 RM.



How it works — the equals 799 circuit clocks the counter  $\Rightarrow$  period of counter is 800 clocks. The F/F is set by the =799 at the start of the cycle and cleared after 96 clock cycles. The F/F output will be the HSYNC signal (may reed inverting)