

Lecture 16

Introduction to VHDL Project



Important Notes

VHDL Project – Matrix Processing Core Design

- $D = A \times B + C$
- 32 x 32
- 16-bit signed integer

Reference Design – Matrix Multiplier Core Design

- 4 x 4
- 8-bit signed integer

Three 2-hour sessions of VHDL Project Workshop

- 09:00 11:00 on 27th April, 4th May and 11th May
- No lecture, but you are strongly encouraged to attend
- I will be there to help you, but don't do the design for you

Submission

- Moodle submission (See detail submission requirements in the project specification)
- Deadline 3:00pm, Friday, 21st May 2021

Late submission

A penalty of 5% per working day will be imposed for the late submission.



Project Marking Scheme

Design, Implementation and Verification (15%)

- It assesses VHDL code compilation, behavioural simulation, synthesis, coding quality and design efficiency.
- 10-page project report (15%)
 - It should cover project design, synthesis and simulation, project discussion, conclusions and further work.




Matrix Multiplication and Addition

A		В		C	D
a11 a12 a13	a 132	b11 b12 b13	b132	c11 c12 c13 c132	d11 d12 d13 d132
a21 a22 a23	a 232	b21 b22 b23	b232	c21 c22 c23 c232	d21 d22 d23 d232
a31 a32 a33	a332 X	b31 b32 b33	ьз з 2 +	c31 c32 c33 c332	= d31 d32 d33 d332
	√ i	1 1 1 %	:	i i i 🔨 i	
a321 a322 a323	a3232	b321 b322 b323	b3232	c321 c322 c323 c3232	d321 d322 d323 d3232

 $dij = ai1 \times b1j + ai2 \times b2j + ai3 \times b3j + \dots \\ + ai32 \times b32j + cij; \\ i = 1, 2, 3, \dots, 32; \\ j = 1, 2, 3, \dots, 32; \\ i = 1, 3, \dots, 32; \\ i = 1$



Matrix Processing Core



 $V\!H\!DL$



Buffer Data Organisation

In putBufferA In putBuffe rB OutputBufferC (dpram 1024x16) (d pram 1024x16) **b11** a 11 **c11** 0 0 a 12 **b12 c12** 1 1 a 13 b13 c13 2 a132 b132 c132 31 31 31 a 21 **b21** c21 32 32 32 33 a 22 33 h22 32 c22 34 a 23 34 **b23** 34 c23 b232 63 a 232 63 c232 63 a31 b31 c31 64 64 a32 b32 **c32** 65 b33 c3366 a 33 a332 b332 c33295 ŧ ŧ b321 c321a321 992 992 992 b322 c322a322 993 993 993 a323 b323 c323 994 994 994

b3232

1023

OutputBufferD (dpram 1024x64) (dpram 1024x64) d11 0 d12 1 d13 d132 31 d21 32 d22 32 d23 34 d232 63 d31 64 65 d32 d3366 d332 95 d321 992 d322 993 d323 994 c3232 d3232 1023 1023


1023

a3232




Timing for Write to/Read from DPRAM

Write Operation



Read Operation






Reference Design

Matrix Multiplication


Size of 4 x 4, 8 bits for each matrix elements of the input matrixes





Reference Design

Matrix Multiplier Core Design





Reference Design

Buffer Organisation

InputBufferA (dpram16x8)

a11 a12 2 a13 a 14 4 a21 a 22 5 a 23 a 24 a31 8 9 a32 a33 10 a34 11 12 a41 13 a42 14 a43 15 a44

InputBufferB (dpram16x8)


b11 **b12** b13 2 3 b14 **b21** 4 **b22** 5 6 **b23** 7 **b24** b31 8 9 b32 b33 10 b34 11 12 b41 13 **b42** 14 b43 15 b44

OutputBufferC (dpram16x20)

0	c11
1	c12
2	c13
3	c14
4	c21
5	c22
6	c23
7	c24
8	c31
9	c32
10	c33
11	c34
12	c41
13	c42
14	c43
15	c44




IP Catalog to Generate Dual Port RAM







Dual Port RAM Generation
























Dual Port RAM Generation (.VHO)





Dual Port RAM Generation (.VHO)

```
-- The following code must appear in the VHDL architecture header.
52
53
54
    ----- Begin Cut here for COMPONENT Declaration ---- COMP TAG
55
   □COMPONENT dpram16x8
56
      PORT (
        clka : IN STD LOGIC;
57
        wea : IN STD LOGIC VECTOR (0 DOWNTO 0);
58
59
        addra : IN STD LOGIC VECTOR (3 DOWNTO 0);
        dina : IN STD LOGIC VECTOR (7 DOWNTO 0);
60
       clkb : IN STD LOGIC;
61
62
       enb : IN STD LOGIC;
      addrb : IN STD LOGIC VECTOR (3 DOWNTO 0);
63
        doutb : OUT STD LOGIC VECTOR (7 DOWNTO 0)
64
65
    );
66
   END COMPONENT;
    -- COMP TAG END ----- End COMPONENT Declaration -----
67
68
   =-- The following code must appear in the VHDL architecture
69
   L-- body. Substitute your own instance name and net names.
70
71
72
   ----- Begin Cut here for INSTANTIATION Template ---- INST TAG
73
    your instance name : dpram16x8
74 □ PORT MAP (
75
        clka => clka,
76
       wea => wea,
77
      addra => addra,
78
     dina => dina,
      clkb => clkb,
79
80
      enb => enb,
      addrb => addrb,
81
82
        doutb => doutb
83
      );
       INST TAG END ----- End INSTANTIATION Template -----
```



Matlab Code to Generate Test Data

```
C:\VHDL\IntMatrixMulCore_4x4_8bits\RandomMatrixMulTest_4x4_8bits.m - Noter
File Edit Search View Encoding Language Settings Tools Macro Rur
🕞 🖶 🔚 🖺 😘 🧥 📥 | 🚜 🐚 🖿 | 🗩 c | 🗥 🛬 | 👒 🤜 | ⋤
RandomMatrixMulTest 4x4 8bits.m
       clc
   3 A = randi([0 9], 4, 4);
   4 B = randi([0 9], 4, 4);
       C = A*B;
        AHex = dec2hex(A', 2);
        BHex = dec2hex(B', 2);
        CHex = dec2hex(C', 5);
       ିଞ end
```



Test Data from Matlab

C:\VHDL\IntMatrixMulCore C:\VHDL\IntMatrixMulCore C:\VHDL\IntMatrixMulCore_4x4_8bits\Ou																		
File	Edit	Search	View	E	File	Edit	Sear	ch	View	E	File	Edit	Searc	ch	View	En	coding	Lan
ಿ 🛓			To =	b	a	<u> </u>		6	(a)	b	ೌ	<u> </u>		6	(a)		ፈ 📭	
🗎 Inpo	ut A.txt	🔀 📙 In	putB.txt	×	📙 In	putA.txt	×	Inp	out B.txt	×	💾 In	put A.txt	×	I np	out B.txt	×	🔚 Outp	outC_m
	1		' 05	'		1			' 02	2 '		1			'00	00	44'	
	2		'01	'		2			. 01	5 1		2			00	00	3A'	
	3		' 01	L '		3			01	L '		3			00	00	38 '	
	4		'06	5 '		4			08	3 1		4			00	00	42 '	
ļ	5		'04	1 '		5			09	י פ		5			00	000	85 '	
1	6		07	7 '		6			09	י פ		6			00	00	6F'	
	7		'06	5 '		7			09	י פ		7			00	00.	74'	
	8		07	7 '		8			08	3 1		8			00	00	6D'	
1	9		'00	י (9			01	L '		9			00	00	3D'	
1	0		'03	3 '	1	.0			00	י (]	L O			00	002	2B'	
1	1		'02	<u>'</u>	1	.1			00	י (]	1			00	00	37 '	
1	2		'04	1 '	1	2			00	י (]	2			00	002	24'	
1	3		'03	3 '	1	.3			'08	3 1]	13			00	00	39 '	
1	4		'05	5 '	1	4			' 0	ا י 1]	4			00	00	3C'	
1.	5		'06	5 '	1	.5			0	ןי ק]	15			00	00	30 '	
1	6		'00	'	1	.6			'03	3 ']	16			00	00	40'	



Result Data

C:\VHDL\IntMatrixMulCore_4x4_8bits\IntMatrixMulCore_4x4_8bits\IntMatrixMulCore_4x4_8bits.sim\sim_1\behav\xsim\OutputC.txt - Notepad++										
<u>F</u> ile	<u>E</u> dit	Search View Encod	ling <u>L</u> anguage S	e <u>t</u> tings T <u>o</u> ols	Macro Ru	n <u>P</u> lugins <u>W</u>	<u>(indow ?</u>			
0] 🖺 🔓 🕼 🐇		m 🧏 🔍 🛚	t 🖫 🖼	🔄 ¶ 🍱	遲 💹 🚹 🚞 👁	• • •	₩ 🔤 ABC	
	InputA.tx	t 🗵 🔚 InputB.txt 🗵 📙	OutputC_matlab.txt 🗵	☐ OutputC.txt 区						
	1	Results								
	2	Data from	Matlab	Data	from	Simula	ıtion			
	3	00044		00004	14		TRUE			
	4	0003A		00003	3A		TRUE			
	5	00038		00003	38		TRUE			
	6	00042		00004	12		TRUE			
	7	00085		00008	35		TRUE			
	8	0006F		00006	5F		TRUE			
	9	00074		00007	74		TRUE			
	10	0006D		00006	5D		TRUE			
	11	0003D		00003	3D		TRUE			
	12	0002B		00002	2B		TRUE			
	13	00037		00003	37		TRUE			
	14	00024		00002	2.4		TRUE			
	15	00039		00003	39		TRUE			
	16	0003C		00003	3C		TRUE			
	17	00030		00003	30		TRUE			
	18	00040		00004	10		TRUE			