







Title			
Size	Number		Revision
A			
Date:	3/9/2019		Sheet of
File:	C:\Users\...\BMS2 Main.SchDoc		Drawn By:



Title			
Size	Number	Revision	
A			
Date:	3/9/2019	Sheet	of
File:	C:\Users\...\Connectors.SchDoc	Drawn By:	



▲ Layout Guidelines

Place input filters for BAT, VCx, and SENSEN/P close to the device

Place output capacitors on V3P3, VREF, VCOU, and VIOU close to the device

Please output filters (if any) close to the target device (for example, the MCU ADC input ports)

Isolate high-current and low-current groundings. The AFE, filter capacitors, and MCU grounds should connect to the low-current ground plane of the PCB.


▲ The difference between BAT and the top-cell amplifier must be less than 240 mV in order to measure cell voltages down to 1.4 V.

▲ Hold-up circuit omitted: battery transients not expected to tank voltage

▲ R\_BAT omitted because current draw too high!

▲ R\_V3P3 omitted because current draw too high!

▲ Bypass circuit for >4mA support



Title		
Size	Number	Revision
A		
Date:	3/9/2019	Sheet of
File:	C:\Users\...\Frontend.SchDoc	Drawn By:

