
## Jakub Bilski 155865

## Podstawy Techniki Cyfrowej – lab nr 6



```
-- fourbit_counter.vhd
```

```
-- This is a simple 4-bit (Ripple) binary counter made up
```

-- of four T flip-flops. It also includes a clock divider

-- to bring down the input CK signal from 100 MHz to about 1 Hz.

```
library IEEE;
```

```
use IEEE.STD LOGIC 1164.ALL;
```

entity fourbit\_counter is

Port ( CK : in STD\_LOGIC;

Q: out STD LOGIC VECTOR (7 downto 0));

end fourbit\_counter;

architecture Structural of fourbit\_counter is

component tff

Port ( T : in STD\_LOGIC;

CK : in STD\_LOGIC;

Q, QN : out STD\_LOGIC);

end component;

component ck\_divider

Port ( CK\_IN : in STD\_LOGIC;

```
CK_OUT : out STD_LOGIC);
end component;
signal all_T, S0, S1, s2, s3, s4, s5, s6, s7, internal_ck : STD_LOGIC;
begin
-- We use signal all_T set to logic '1' to drive
-- input T of all T flip-flops to logic '1'.
all T <= '1';
CLOCK: ck divider port map (CK, internal ck);
TFF0: tff port map (all_T, internal_ck, Q(0), S0);
TFF1: tff port map (all_T, S0, Q(1), S1);
TFF2: tff port map (all_T, S1, Q(2), S2);
TFF3: tff port map (all_T, S2, Q(3), S3);
TFF4: tff port map (all_T, S3, Q(4), S4);
TFF5: tff port map (all_T, S4, Q(5), S5);
TFF6: tff port map (all_T, S5, Q(6), S6);
TFF7: tff port map (all_T, S6, Q(7), S
end Structural;
```