

DIGITAL ELECTRONICS

Topics

- 1) Number System
- 2) Boolean Algebra
- 3) Logic gates
- 4) K-Map
- 5) Digital Circuits
 - combinational
 - sequential
- 6) Memory Memories
- 7) Logic Families, ADC, DAC.

Number System.

- BIT : Binary digit (0, 1)
- NIBBLE : Group of 4-bits.

$(xy.z)$
↳ $n \rightarrow$ base (or) radix, face.
magnitude

- Base explains the no. of possible combination in given number
- $n=10$ decimal system, it has 10 possible combination.
- $n=2$ (Base 2) is binary number system, it has 2 possible combination - the range is from (0,1)
- $n=8$ octal number system, it has 8 possible combination, the range is from 0 to 7
- $n=16$ Hexa decimal system, it has 16 possible combination, the range is from 0 to F
- $n=12$ it has 12 possible combination, the range is from 0 to B

0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
10	11	12	13	14	15										

Decimal to others : Conversion

$$(x.y.z)_{10} = (\quad)_n$$

x is called integer, $0.z$ is called fractional part.
 Divide integer part with base n and fractional part multiply with base n .

$n \lfloor xy$

$$0.z \times n.$$

$$\text{Ex: } (29.75)_{10} = (\quad)_2$$

$$\begin{array}{r} 29 \\ 2 \overline{)14-1} \\ 2 \overline{)7-0} \\ 2 \overline{)3-1} \\ 2 \overline{)1-1} \\ 0-1 \end{array} \quad \begin{array}{l} \downarrow \frac{0.75 \times 2}{1.50 \times 2} \\ \downarrow \frac{1.50 \times 2}{1.00 \times 2} \end{array}$$

$$(29.75)_{10} \rightarrow (11101.11)_2$$

$$2> (30.25)_{10} = (\quad)_8 = (\quad)_{16}$$

$$8 \overline{)30} \quad \frac{0.25 \times 8}{\underline{2.00}} \\ 8 \overline{)3-6} \\ 0-3$$

$$(30.25)_{10} \rightarrow (36.2)_8$$

$$16 \overline{)30} \quad \frac{0.25 \times 16}{\underline{4.00}} \\ 16 \overline{)1-4} \\ 0-1$$

$$(30.25)_{10} \rightarrow (1E.4)_{16}$$

$$3> (26)_{10} = (\quad)_4$$

$$\begin{array}{r} 26 \\ 4 \overline{)6-2} \\ 4 \overline{)1-2} \\ 0-1 \end{array} \quad (26)_{10} \leftrightarrow (122)_4$$

$$12 \overline{)22} \\ 12 \overline{)1-0} (A) \\ 0-1$$

$$(22)_{10} \rightarrow (1A)_{12}$$

Others to Decimal : Conversion

$$(p_1 p_2 p_3 \dots p_n)_{n^k} = (\quad)_{10}$$

The given number is multiplied with base powers

$$\text{Ex: } (11101.11)_2 = (\quad)_{10}$$

$$\Rightarrow 2^4 \times 1 + 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 1 + 2^{-1} \times 1 + 2^{-2} \times 1 \\ = 16 + 8 + 4 + 0 + 1 + 0.5 + 0.25 = (29.75)_{10} \quad \frac{1}{2} = 0.5, \frac{1}{4} = 0.25$$

$$2> (36.2)_8 = (\quad)_{10}$$

$$\Rightarrow 3 \times 8^1 + 6 \times 8^0 + 2 \times 8^{-1}$$

$$\Rightarrow 24 + 6 + 0.25$$

$$= (30.25)_{10}$$

$$3> (1E.4)_{16} = (\quad)_{10}$$

$$1 \times 16^1 + E \times 16^0 + 4 \times 16^{-1}$$

$$\Rightarrow 16 + E + 0.25$$

$$\Rightarrow (30.25)_{10}$$

$$4) (32)_4 = (?)_{10}$$

$$\Rightarrow 3 \times 4^1 + 2 \times 4^0$$

$$\Rightarrow (14)_{10}$$

Others to Others :

→ convert the given number system to decimal using others to decimal procedure and apply decimal to others procedure.

$$\text{Ex: } 1) (32)_4 = (?)_8$$

$$\Rightarrow (?)_{10}$$

$$\Rightarrow (32)_4 \rightarrow (14)_{10} \rightarrow (16)_8$$

$$\begin{array}{r} 14 \\ \times 8 \\ \hline 112 \\ 3 \times 4^1 + 2 \times 4^0 \\ 12+2 = (14)_{10} \end{array}$$

$$\begin{array}{r} 14 \\ \times 8 \\ \hline 112 \\ 0-1 \\ \hline \end{array}$$

$$2) (100)_2 = (?)_8$$

$$(1 \times x^2 + 0 \times x^1 + 0 \times x^0)_{10} = (8^1 \times 2 + 0 \times 8^0)_{10}$$

$$\Rightarrow (x^2)_{10} = (16)_{10}$$

$x^2 = 16$ [always the value must be +ve].
 $x = 4$.

→ convert both sides number systems to decimal number system & equate.

$$* \underline{\text{EET}}: \sqrt{41} = 5$$

The base of above number system is b , then the value of b is -

- a) 3 b) 4 c) 5 d) 6 (Ans) a) 6 b) 7 c) 8 d) none

$$b-1 = 5$$

$$b \geq 6$$

$$\sqrt{b^0 \times 1 + b^1 \times 4} = b^0 \times 5$$

$$\sqrt{4b+1} = 5$$

$$4b+1 = 25$$

$$4b = 24$$

$$b = 6$$

$$2) (21)_x = (32)_5$$

$$x^1 \times 2 + x^0 \times 1 = 3 \times 5^1 + 2 \times 5^0$$

$$\therefore 2x+1 = 14$$

$$2x = 16$$

$$x = 8$$

3) $64 \times 7 + 8 \times 5 + 1 \times 3$, the equivalent binary number system has number of 1's =

$$64 \times 7 + 8 \times 5 + 1 \times 3$$

$$8^2 \times 7 + 8^1 \times 5 + 8^0 \times 3$$

$$(753)_8$$

$$111 \ 101 \ 011$$

$$\Rightarrow (111101011)_2 \Rightarrow (7)_{10}$$

$$\text{No. of one's} = 7 \quad (111 \ 101 \ 011) \leftarrow (32)_5$$

* Octal to Binary

$2^8 \rightarrow 2^3$ (possible combinations). 8. combinations. $2^3 \times 2 + 1^3 \times 2 = 1000$

n-bits \Rightarrow possible combinations $\Rightarrow 2^n$.

$$n = 3.$$

$$\begin{array}{r} 2^2 \quad 2^1 \quad 2^0 \\ \hline 4 \quad 2 \quad 1 \end{array}$$

$$\Rightarrow \begin{array}{r} 0 \quad 0 \quad 0 \\ 1 \quad 0 \quad 0 \quad 1 \\ 2 \quad 0 \quad 1 \quad 0 \\ 3 \quad 0 \quad 1 \quad 1 \\ 4 \quad 1 \quad 0 \quad 0 \\ 5 \quad 1 \quad 0 \quad 1 \quad 0 \\ 6 \quad 1 \quad 1 \quad 0 \quad 0 \\ 7 \quad 1 \quad 1 \quad 1 \quad 1 \end{array}$$

Hexadecimal to binary conversion

$$16 \rightarrow 2^4 \quad n = 4.$$

$$\begin{array}{r} 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\ \hline 8 \quad 4 \quad 2 \quad 1 \end{array}$$

0	0	0	0	0
1	0	0	1	1
2	0	1	0	0
3	0	1	1	0
4	1	0	0	0
5	1	0	1	0
6	1	1	0	0
7	1	1	1	1
8	0	0	0	0
9	1	0	0	1
A	1	0	1	0
B	1	0	1	1
C	1	1	0	0
D	1	1	0	1
E	1	1	1	0
F	1	1	1	1

* The equivalent binary no. system consists no. of 1's are

$$256 \times 7 + 16 \times 9 + 1 \times 7$$

$$16^2 \times 7 + 16^1 \times 9 + 16^0 \times 7 \Rightarrow (797)_{16} = (0111\ 1001\ 0111)_8$$

No. of one's (1's) are 8.

$$*(ECE)_{16} \rightarrow (?)_8$$

$$(ECE)_{16} \rightarrow (1110\ 1100\ 110)_{2} \rightarrow (7316)_8$$

$$\begin{aligned} & \nearrow \times 10 \\ & \nearrow \times 8^2 + 1 \times 8^1 + 0 \times 8^0 \\ & 448 + 8 = 456 \end{aligned}$$

* Addition.

→ Decimal :

$$\begin{array}{r} 2 \ 5 \ 7 \\ 9 \ 6 \ 7 \\ \hline 1 \ 2 \ 2 \ 4 \end{array}$$

$14 - 10 = 4 \rightarrow \textcircled{1} \text{ carry}$
 $12 - 10 = 2 \rightarrow \textcircled{2} \text{ carry}$
 $12 - 10 = 2 \rightarrow \textcircled{3} \text{ carry}$.

→ Hexadecimal :

$$(17A)_{16} + (992)_{16}$$

$$\begin{array}{r} 17A \\ 992 \\ \hline B0C \end{array} \quad \begin{array}{r} A3C \\ + 26B \\ \hline D27 \end{array}$$

→ Octal :

$$\begin{array}{r} 11-8=3^{\textcircled{1}} \\ 12-8=4^{\textcircled{2}} \\ 17 \ 5 \\ + 6 \ 2 \\ \hline 155 \end{array}$$

→ Binary :

$$\begin{array}{r} 1011 \\ 1001 \ 101 \\ \hline 1011010 \end{array}$$

base 8

* Subtraction

→ Decimal :

$$\begin{array}{r} 89 \\ 796 \\ \hline 169 \end{array}$$

→ Octal :

$$\begin{array}{r} 10+8=16^{\textcircled{1}} \\ 12+8=20^{\textcircled{2}} \\ 17 \ 7 \\ - 177 \\ \hline 057 \end{array}$$

$$\begin{array}{r} 78 \\ 201 \\ - 156 \\ \hline 023 \end{array}$$

→ Hexadecimal :

$$\begin{array}{r} 9A \\ 63^{\textcircled{1}} 9^{\textcircled{2}} \\ - 3AA \\ \hline 6BF \end{array}$$

→ Binary :

$$\begin{array}{r} 100011 \\ 100101 \\ \hline 000110 \end{array}$$

$$\begin{array}{r} 100 \\ 011 \\ \hline 001 \end{array}$$

* B Multiplication : Binary Multiplication

• Binary multiplication is also called as shift and Add Method

→ n bits $\times m$ bits then expected result $\Rightarrow (m+n)$ bits.

→ n bits $\times n$ bits $\Rightarrow 2^n$ bits [max. no. of bits are]

$$\begin{array}{r} 101 \\ \times 110 \\ \hline 000 \\ 101 \\ \hline 11110 \end{array}$$

$(3+3)=6 \text{ bits}$

$$\begin{array}{r} 101 \\ 101 \\ 101 \\ \hline 101 \end{array}$$

* Types of Number systems

2 types -

- 1) Weighted Number system

- ## 2) Non-weighted Number system .

- If the no. system has both place and face value then it is called Weighted number system.

→ with base a , the position values are a^3, a^2, a^1, a^0

Ex: If $r_1=10$, ..., 10^2 10^1 10^0 the positional values are $10^0, 1$

If $r_1 = 2$, ... $\overline{2^2, 2^1, 2^0}$, the positional values are ... $8, 2, 1$

- 1) binary 2) octal

57BCD

- 3) hexadecimal \leftrightarrow decimal

- If the number system has only face value no place value then it is called unweighted / Non-weighted Number system.

Ex : Gray code, Excess-3 code.

* Gray code :

- It is unweighted code

• It is also called as unidistance code (or) cyclic code (or) reflective code.

- It has 1-bit change.

- It is used to design digital circuits i.e., in K-Map.

- * X-OR operation is used to design gray code.

X -OR


$$0 + 0 = 0$$

$$1 \oplus 1 = 0$$


$$0 \oplus 1 = 1$$

$$1 + 0 = 1$$

Binary to Gray



Gray to Binary



$$G_1 \Rightarrow \begin{matrix} 1 & 1 & 1 & 1 & 0 & 0 & 0 & 0 & 0 \\ \downarrow & & & & \downarrow & & & & \end{matrix}$$

$$B \Rightarrow \begin{matrix} 1 & 0 & 1 & 0 & 0 & 0 & 0 & 1 \end{matrix}$$

<u>Binary</u>	<u>Gray</u>	$(67)_8 \Rightarrow$ Equivalent gray code - ?
0000	0000	• first convert given no. system to binary
0001	0001	$(67)_8 \Rightarrow (110111)_2$
0010	0011	$B \rightarrow 110111$
0011	0010	$\downarrow \oplus$
0100	0110	$G \rightarrow 101100$
0101	0111	
0110	0101	
0111	00100	• To convert any number system into binary
1000	1100	and then convert to gray code.
1001	1101	$(ABC)_{16} \Rightarrow$ gray code - ?
1010	1111	
1011	1110	$(ABC)_{16} \Rightarrow (1010\ 1011\ 1100)_2$
1100	1010	$B \rightarrow 1010\ 1011\ 1100$
1101	1011	$\downarrow \oplus$
1110	1001	$G \rightarrow 1111\ 1110\ 00010$
1111	1010	

* BCD : Binary Coded Decimal.

- It is weighted code.
- It is 4-bit code.
- It has 10 possible combinations
- It has 6 don't care combinations, those are : 1010, 1011, 1100, 1101, 1101, 1111

	<u>BCD</u>
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

• Procedure to write BCD code:

• Convert any number system into decimal number system, then write each digit in 4-bit binary representation.

• ECEI-Q:

$(EC)_{16} \rightarrow BCD - ?$, the equivalent BCD consists no. of

nibbles are

$$w.r.t. (3-5), (3-4) down of base 16 \Rightarrow 2^4 + 2^4 = (2.36)$$

$$Ex: 16^3 + 16^2 + 16^1 + 16^0 \Rightarrow 224 + 16 = (2.36)$$

(0010 0011 0110)

=> 3 Nibbles.

• ECEI-Q: From the following code, which code is not used in BCD

- a) 0111 b) 1000 c) 1001 d) 1010.

• $(1000)_8$: No. of nibbles in BCD

$$1 \times 8^3 + 0 \times 8^2 + 0 \times 8^1 + 0 \times 8^0 \Rightarrow (8)_{10} \Rightarrow (512)_{10} \Rightarrow (0101\ 0001\ 0010)_2 = 3 \text{ Nibbles}$$

* Excess-3 code : $\text{sharp } \text{ins} / \text{imp} \leq (\text{F} \oplus)$

- It is also called self complementing code
- It is $[BCD + 0011]$ code
- It has 10 combinations
- 6 don't care conditions: $0000, 0001, 0010, 1101, 1110, 1111$

BCD	Excess-3	BCD
0000	0111	0000
0001	0110	0001
0010	0101	0010
0111	0100	0011
1000	0111	0100
1001	0110	0101
1010	0101	0110
1101	0100	0111
1110	0111	1000
1111	0110	1001

BCD	Excess-3
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

* Alphanumeric codes : $\left[\begin{array}{l} \text{ASCII} \\ \text{EBCDIC} \end{array} \right] \rightarrow \text{BCD} \leftarrow \text{(E)}$

- These codes are used to convert $(A-Z), (a-z), (0-9)$, $(+, -, *, /)$, special symbols into 0's and 1's
- It is of 2 types:

1) ASCII - American Standard Code for Information Interchange

2) EBCDIC -

0000	0000
1000	1000
1100	0100
1101	1100
1110	1000
1111	0100
1010	1010
0110	0110
0010	0010
0011	0011
0001	0001
0101	0101
0111	0111
0110	0110
0100	0100
0000	0000

• Convert any number system into decimal
then decimal to BCD
then add 0011 to every four bits

self-complementing code

no floating point.

: B-1853 :

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

0111

1111

0000

1000

0100

1100

0001

1001

0101

1101

0010

1010

0110

1110

0011

1011

ASCII - American Standard Code for Information Interchange

- It is 7-bit code
 - It converts 128 characters into 0's and 1's
- Ex : $A \rightarrow 65 \rightarrow 1000001$
 $B \rightarrow 97 \rightarrow 1100001$
 $O \rightarrow 48 \rightarrow 0110000$

EBCDIC - Extended Binary Coded Decimal Interchange Code

- It is 8-bit code ($2^8 \rightarrow 256$)
- It converts 256 characters into 0's and 1's

* Parity Code:


- It is one-bit error code.
- In this code extra 1 parity bit is added with information. It is two types : i) Even parity ii) odd parity.
- Even parity : If the no. of 1's in the information is even number then the even parity bit is 0. Otherwise 1.
- Odd parity : If the no. of 1's in the information is odd number then the odd parity bit is 0. Otherwise 1.

Data	Pe	Po
1010111.0	1	0
11110000	0	1

* After the :

* Hamming Code:

- It is error detecting and correcting code.



$2^k \geq n+k+1$
 [No. of possible combinations]

* Binary Data Representation):

Compliments

- The number system with base r has two types of complements r 's complement and $(r-1)$'s complement.
- r .

<u>base n</u>	<u>(n-1)'s complement</u>	<u>n's complement</u>
$n=2$	1's	2's
$n=8$	7's	8's
$n=10$	9's	10's
$n=16$	F's	16's

To find $(n-1)$'s complement, subtract given number from maximum possible number.

To find n 's complement, add 1 to $(n-1)$'s complement

Eg: $(253)_{10}$.

$$\begin{array}{r} 999 \\ - 253 \\ \hline 746 \end{array}$$

10's complement

$\Rightarrow (1010010)_2$ find 2's complement

$$\begin{array}{r} 1111111 \\ - 1010010 \\ \hline 0101101 \end{array}$$

$$\begin{array}{r} 0101101 \\ + 11 \\ \hline 0101110 \end{array}$$

1's complement

$$1010010$$

from right-side until 0 write same and then complement other values

$$0101110$$

* ECET-Q:

$$\begin{array}{l} (200) \rightarrow 8's \\ - 200 \\ \hline 000 \rightarrow 7's \\ + 11 \\ \hline 000 \rightarrow 8's \end{array}$$

a) 577 b) 578
d) None

$$\begin{array}{r} 777 \\ - 200 \\ \hline 577 \end{array}$$

$$(320)_4 \rightarrow 4's$$

3 3 3 + 4's complement


$$\begin{array}{r} 320 \\ - 320 \\ \hline 000 \end{array}$$

$$0131000$$

$$+ 01$$

$$\hline 020$$

Binary Data Representation



* Unsigned Number System

- It is used to represent only positive numbers, range is 0 to $(2^n - 1)$ for n bits.
- If $n=4$ then range is 0 to $(2^4 - 1) \Rightarrow 0$ to 15
- If $n=8$ then range is 0 to $(2^8 - 1) \Rightarrow 0$ to 255

* Signed Representation:

- It is used to represent both +ve & -ve numbers.
- MSB bit is used to represent 'sign' of the number system.
- The number system has n-bits

n bits	
S	(n-1) bits
+ve $\Rightarrow 0$	
-ve $\Rightarrow 1$	

+7 bits
0111
-7 1111
-9 \Rightarrow is not possible [it requires 5 bits].
+0 \Rightarrow 0000
-0 \Rightarrow 1000 \neq
[+0 ≠ -0].

Range for signed no.s

$$-(2^{n-1}) \text{ to } +(2^{n-1})$$

$$n=4 \Rightarrow -7 \text{ to } +7$$

$$n=8 \Rightarrow -127 \text{ to } +127$$

Eg: signed representation
 $\rightarrow ① 00010 \Rightarrow 2$
 $\rightarrow ② 10010 \Rightarrow -18$
 $\rightarrow ③ 11000 \Rightarrow +24$

Draw back

- It has two zeroes.

* One's Complement Representation:

- It is used to represent +ve and -ve numbers.
- +ve numbers are similar to signed representation
- ve numbers are 1's complement of +ve numbers

1's complement

$$+7 \Rightarrow 0111 \quad -0 \neq 0$$

$$+2 \Rightarrow 0010 \quad \underline{\text{Range:}}$$

$$+6 \Rightarrow 0110 \quad -(2^{n-1}) \text{ to } +(2^{n-1})$$

$$-6 \Rightarrow 1001$$

$$-2 \Rightarrow 1101$$

$$+0 \Rightarrow 0000$$

$$-0 \Rightarrow 1111$$

- To find equivalent no. in 1's complement representation

\rightarrow If MSB is 0, the no. is +ve number, then write equivalent decimal no. from the binary

\rightarrow If MSB is 1, the no. is -ve number, then find 1's complement of the

number and write equivalent decimal value.

$$01001 \Rightarrow +9$$

$$11001 \Rightarrow -6$$

00110 (1's as it is -ve)

Drawback: It has two zeroes.

* 2's Complement Representation:

* It is used to represent +ve and -ve numbers. +ve numbers are similar to signed representation, -ve numbers are 2's complement of signed representation. (or) +ve numbers are 2's complement of signed representation.

2's

$$+7 \Rightarrow 0111$$

$$-7 \Rightarrow 1001$$

$$+17 \Rightarrow 010001$$

$$-17 \Rightarrow 100001$$

$$+0 \Rightarrow 0000$$

$$-0 \Rightarrow 0000$$

$$[+0 = -0]$$

Range:

$-(2^{n-1})$ to $(2^{n-1} - 1)$.

Using 8 bits: $n=8 \Rightarrow -128$ to $+127$

Binary Unsigned

Signed

2's

Boolean Algebra

Minimization of boolean expression: \rightarrow Boolean algebra

K-Map

Tabulation Method.

Advantages of minimization of boolean expressions: $A = [J+D]A =$

- 1. Number of logic gates are decreases
- 2. circuit size is decreases
- 3. Speed of the operation increases.
- 4. power dissipation & cost decreases.

3 techniques are used to minimize boolean expression


1. Boolean Algebra: This technique is used if the output consists either 0 (or) 1. It is suitable for 0-3 variables.

2. K-Map: This technique is used if the output consists 0, 1 or X (don't care). It is suitable to 5 variables.

3. Tabulation Method: It is suitable than more than 5 variables

Boolean Algebra
 $0 \Rightarrow \text{low} \Rightarrow +\text{ve} \Rightarrow \text{OFF}$
 $1 \Rightarrow \text{high} \Rightarrow -\text{ve} \Rightarrow \text{ON} \Rightarrow \text{Open circuit}$


Inverter (NOT):



A	y
0	1 (ON)
1	0 (OFF)

$A' = \bar{A}$

AND:




A	B	y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = A \cdot B$$

$$\begin{aligned} A \cdot A &= A \\ A \cdot \bar{A} &= 0 \\ A \cdot 0 &= 0 \\ A \cdot 1 &= A \end{aligned}$$

OR:



$$Y = A + B$$

$A + A = A$

$A + 1 = 1$

$A + 0 = A$

$\rightarrow \text{series (AND)}$

$\rightarrow \text{parallel (OR)}$

$\rightarrow \text{parallel with load (NOT)}$

$$[A + B] \bar{A} + [\bar{A} + A] B + [B + B] \bar{B} =$$

$$[A + B] \bar{A} + [B + B] \bar{B} =$$

$$[A + B] \bar{A} + [B + B] \bar{B} =$$

$$1) Y = A + A + A + A = A$$

$$2) Y = A + \underline{A + \bar{A}} + A = 1$$

$$3) Y = AB + A\bar{B}$$

$$= A[B + \bar{B}] = A$$

$$4) Y = AB + A\bar{B} + \bar{A}B -$$

$$= A(B + \bar{B}) + \bar{A}B$$

= $(A + \bar{A})B$. adding AB

$$\Rightarrow AB + A\bar{B} + \bar{A}B + AB$$

$$A(B + \bar{B}) + B(A + \bar{A})$$

$$= A + B.$$

Absorption

$$A + \bar{A}B = A + B$$

$$\bar{A} + AB = \bar{A} + B$$

$$\bar{A} + A\bar{B} = \bar{A} + \bar{B}$$

$$A + A\bar{B} = A + \bar{B}$$

Laws:

$$A + B = B + A$$

$$A \cdot B = B \cdot A$$

$$(A + B) + C = A + (B + C)$$

$$(A \cdot B) \cdot C = A \cdot (B \cdot C)$$

$$A + B \cdot C = (A + B) \cdot (A + C)$$

Canonical form:

- Each term consists all the variables it contains 3 terms.

$$f = AB + BC$$

$$= AB[c + \bar{c}] + [A + \bar{A}]BC$$

$$= ABC + AB\bar{C} + ABC + \bar{ABC}$$

$$= ABC + AB\bar{C} + \bar{ABC}$$

$$f = A + BC$$

$$= A[B + \bar{B}][c + \bar{c}] + BC[A + \bar{A}]$$

$$= ABC + A\bar{B}C + A\bar{B}\bar{C} + ABC + \bar{ABC} + A\bar{B}\bar{C}$$

$$= ABC + A\bar{B}C + AB\bar{C} + A\bar{B}\bar{C} + \bar{ABC} + A\bar{B}C$$

$$f = (A + B)(A + C) \quad \text{[Transposition theorem]}$$

$$= A + BC.$$

$$f_1 = (A + B)(\bar{A} + C) \quad \text{[Joll's rule]}$$

$$= \bar{A}B + AC.$$

$$f_2 = AB + BC + \bar{A}C. \quad \text{[Redundancy/consensus theorem]}$$

$$= AB[c + \bar{c}] + BC[A + \bar{A}] + \bar{A}C[B + \bar{B}]$$

$$= ABC + AB\bar{C} + ABC + \bar{ABC} + \bar{ABC} + \bar{A}\bar{B}C$$


$$= ABC + \bar{ABC} + AB\bar{C} + \bar{ABC}$$

$$= AB(c + \bar{c}) + \bar{A}C(B + \bar{B})$$


$$= AB + \bar{A}C. \quad \text{[BC - Redundant term]}$$

Redundancy theorem: Each term is defined with two variables and 1 variable is complement, then the complement variable is not defined in one term is called redundant term.

A	B	C
0	0	0
0	1	0
0	0	1
1	1	1



$$\begin{aligned} A &= A \cdot A \\ 0 &= \bar{A} \cdot A \\ 0 &= 0 \cdot A \\ A &= 1 \cdot A \end{aligned}$$



POS [Product of sum]

In this, each term is called max-term (or) sum term.

- ITM explains the POS

$0 \rightarrow A$ (active)

$1 \rightarrow \bar{A}$

Ex: 1101

$\bar{A}B\bar{C}D$

- Relation b/w SOP and POS

$$\boxed{\text{SOP} = \text{POS}}$$

$$\boxed{\text{POS} = \text{SOP}}$$

AB	SOP	POS
00	$\bar{A}\bar{B}$	$A+B$
10	$\bar{A}B$	$A+\bar{B}$
01	$A\bar{B}$	$\bar{A}+B$
11	AB	$\bar{A}+\bar{B}$

$$f(A, B) = \sum m(1, 2)$$

AB	+
00	0
01	1
10	1
11	0

Expression:

$$\text{SOP: } A\bar{A}\bar{B} + A\bar{B}$$

$$= \pi m(0, 3).$$

$$AB + \bar{A}\bar{B}$$

Logic Gates

- Basic Gates (AND, OR, NOT) designed from boolean expressions

- Special Gates (XOR, XNOR)


Universal gates (NAND, NOR)

NOT:

$$A \rightarrow \neg A \quad Y = \bar{A} = A'$$

A	y
0	1
1	0


2) AND



A	B	Y
00	0	0
01	0	0
10	0	0
11	1	1

- disable i/p of and gate is 0
- enable i/p of and gate is 1

3) OR




A	B	Y
00	0	0
01	0	1
10	0	1
11	1	1

- disable i/p of AND gate is 1
- enable i/p of OR gate is 0

SPECIAL GATES


1. Exclusive-OR (X-OR), used to compare two inputs.



→ even/odd parity generators
→ acts as inverter/buffer.

A	B	Y
0	0	0
1	0	1
0	1	1
1	1	0

$$\begin{aligned} A \oplus B &= \bar{A}B + A\bar{B} \text{ [SOP]} \\ &= A\bar{B} + \bar{A}B \\ &= (A+B) \cdot (\bar{A}+\bar{B}) \text{ [POS]} \end{aligned}$$



A	B	y
0	0	1
0	1	0
1	0	0
1	1	1

$$A \odot B = \bar{A}\bar{B} + A\bar{B} \text{ (SOP)}$$

$$\Rightarrow (A+\bar{B}) \cdot (\bar{A}+B) \text{ (POS)}$$

$$A \oplus A = 0$$

$$A \oplus \bar{A} = 1$$

$$A \oplus 0 = A$$


$$A \oplus 1 = \bar{A}$$

$A \oplus A = 0$, $A \rightarrow A$ [Buffer].

$A \oplus \bar{A} = 1$, $A \rightarrow \bar{A}$ [inverter].

UNIVERSAL GATES

Q.






If n is even, output is A

If n is odd, output is \bar{A}

$$\text{EGT: } Y = \underbrace{A \oplus A}_{0 \oplus A} \oplus \underbrace{A \oplus A}_{A \oplus A} \oplus \underbrace{\dots \oplus A}_{n \oplus A} = A.$$




UNIVERSAL GATES

1. NAND [NOT+AND].



A	B	Y
0	0	1
0	1	1
1	0	1
1	1	0





2. NOR [NOT+OR].




A	B	Y
0	0	0
0	1	0
1	0	0
1	1	0

Implementation of any boolean expression is possible using NAND and NOR [universal gates].

Bubbled gates




$$Y = AB + CD.$$



SOP : AND-OR logic

using NAND gates:



SOP: NAND-NAND logic

- * SOP follows the AND-OR logic
- * AND-OR logic is similar to NAND-NAND logic


- * SOP requires minimum no. of NAND gates

If any one input is bubbled then
X-OR \rightarrow X-NOR


$$\bar{A} \oplus B = A \oplus \bar{B} = A \odot B$$

$$(A+B)(\bar{A}+\bar{B}) = (A+B)(A+B) = 1$$

$$Y = (A+B) \cdot (C+D)$$



POS: OR-AND logic.



POS: NOR-NOR logic

* POS follows the OR-AND logic


* OR-AND logic is similar NOR-NOR logic

* POS requires minimum no. of NOR gates.

Minimum no. of gates required to design/develop / implement other gates

	NAND	NOR
NOT	1	2
AND	2	3
OR	3	2
X-OR	4	5
X-NOR	5	4

Digital Circuits




- Output of the digital circuits is depends on present input [combinational circuits]
- Output of the digital circuits depends on present input and past output [sequential circuits]. Sequential circuits requires memory and feed back
Ex: flipflops, Registers, Counters, Serial adder

Combinational circuits :



- Procedure to design combinational circuits :
 1. Identify the no. of inputs and outputs
 2. Write the relation b/w inputs and outputs using truth table
 3. Design the circuit from output combinations.


Multiplexer:

- It has many inputs and one output
- It is also called as data selector switch
- It is universal logic circuit
- It acts as parallel to serial converter
- Standard representation :- $2^n : 1$ [n-selection lines (no. of)] . $2^n \times 1$




2x1 MUX :







Equivalent Inputs



- The above circuit acts as NOR gate
- NOR gate requires $\underline{\underline{2}}$ 2×1 MUX
- 4x1 MUX
- The above circuit represents as X-NOR gate
- XNOR requires $\underline{\underline{2}}$ 2×1 MUX



$$\begin{aligned} & Y = AB + AB'C \\ & = \bar{A}B + A\bar{B}C \end{aligned}$$

A	B	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

1) No. of 2×1 multiplexers are required to design 4×1
 $\Rightarrow \frac{4}{2} = \frac{2+1=3}{2+1=3}$

2) 16×1 MUX? to design $16 \times 1 = \frac{4+1=5}{4+1=5}$

$$\frac{16}{4} = 4 \quad \frac{4+1}{4} = 5$$

3) 64×1 MUX $\rightarrow 4 \times 1 = 21$


$$\frac{64}{4} = 16 \quad \frac{16}{4} = 4 \quad \frac{4+1}{4} = 5$$

4) $64 \times 1 \rightarrow 8 \times 1 = 8$


$$\frac{64}{8} = 8 \quad \frac{8}{8} = 1 \quad \Rightarrow 9$$

5) $8 \times 1 \rightarrow 2 \times 1 = \frac{4+2+1=7}{4+2+1=7}$

$$\frac{8}{2} = 4 \quad \frac{4}{2} = 2 \quad \frac{2}{2} = 1$$




Equivalent of $AB + AB'C$ is $AB + \bar{A}BC$




$$\text{i)} f = \sum m(0, 1, 4, 5, 7) \quad \begin{matrix} & \\ & \downarrow \text{111} \end{matrix}$$

3-variable



2 →



$$f = \sum m(0, 2, 3)$$

$$\bar{A}\bar{B} + A\bar{B} + AB.$$

- Decoder - n inputs then outputs - 2^n .

→ digital to analog - Decoder


→ MUX follows AND-OR logic

→ Demux follows AND logic

→ Decoder follows AND logic

→ Encoder follows OR logic


→ Multiplexer is a universal logic gate circuit



- It has 2^n inputs and n outputs.
- It is used to convert decimal to binary, octal to binary, hexadecimal to binary.
- It acts as an analog to digital converter.
- It follows the OR-Logic
- .

Binary Adder :

i) Half Adder :




$$\bar{A}B + A\bar{B} = (A+B)(A'B+B'A)$$

$$\text{sum} = \sum m(1, 2) = \Pi M(0, 1) = A \oplus B.$$

$$\text{carry} = AB.$$

A	B	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




To design:

- Half adder requires 1 X-OR gate and

1 AND gate and 1 OR gate.

- Half adder requires 5 NAND gates.
- Half adder requires 5 NOR gates.
- Half adder requires 3 2×1 multiplexers to design using mux
- Half adder requires 1 2×4 decoder

Half subtractor:




A	B	diff	borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

$$\text{diff} \Rightarrow \bar{A}B + A\bar{B}$$


$$\Rightarrow A \oplus B$$

$$\text{borrow} \Rightarrow \bar{A}\bar{B}$$

The above points are same to design half subtractor [i.e., same as half adder]



Full Adder:



A	B	C	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$\text{sum} = A \oplus B \oplus C$$

$$\text{carry} = AB + AC + BC \quad (\text{or})$$

$$AB + [A \oplus B]C$$


$$\begin{aligned} \text{carry} &= \Sigma m(3, 5, 6, 7) = \Pi M(0, 1, 2, 4) \\ &= \bar{A}\bar{B}C + A\bar{B}C + A\bar{B}\bar{C} + ABC \quad [\text{SOP}] \\ &= ABC + (A+B+C)(A+B+C) \\ &= C(\bar{A}B + A\bar{B}) + AB(C + C) \\ &= AB + [A \oplus B] \cdot C \end{aligned}$$

$$\begin{aligned} \text{sum} &= \Sigma m(1, 2, 4, 7) = \Pi M(0, 3, 5, 6) \\ &\Rightarrow \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ &\Rightarrow \bar{A}[B \oplus C] + A[B \oplus C] \\ &\Rightarrow A \oplus B \oplus C \end{aligned}$$


- Full adder requires 2 Half adders 10

- Full adder requires 2 X-OR gates 1 AND gates 1 OR gates

- Full adder requires 9 NAND gates
- full adder requires 9 NOR gates
- full adder requires 1 3×8 Decoder
- sum of full adder is $A \oplus B \oplus C$
- carry - $AB + C(A \oplus B)$



Full Subtractor





$$\text{difference} = A \oplus B \oplus C$$

$$\text{borrow} = A'B + BC' + A'C$$

$$A - B - C$$

Requirement is same as full adder
but half adder replaced with half subtractor

* Parallel Adder



A	B	wored	ffit	S	A
0	0	0	0	0	0
1	1	1	1	0	0
0	1	1	0	1	1
0	0	0	1	1	1

* parallel adder requires :

- $(n-1)$ full adders and 1 half adder
- If $n=4$, then parallel adder requires 3 full adders, 1 HA
- $(2n-1)$ half adders and $(n-1)$ OR gates.
- Eg : 4 bit, then 7 HA and 3 OR gates
- n full adders

K-Map : Karnaugh Maps

- It is used to minimize the boolean expression. if the O/P is 0, 1 (or) don't care
- It is a graphical method of representation.
- Graycode is used in K-Map.
- Using n -variables, it requires 2^n cells. cell is a rectangular or square which is a combination of row and column

A	B	0	1
0	0	0	1
1	2	3	

$n=3$

A	B	00	01	11	10
0	0	0	1	1	0
1	4	5	7	6	

C	0	0	0	0
0	0	0	0	0
1	0	1	1	0

$(B \oplus A) + BA = B(A+B)$

$\Rightarrow [B \oplus A] + BA$

A	B	C	00	01	11	10
0	1	1	1	1	1	0
1	0	1	1	1	0	0

$$f = \bar{A}\bar{B} + AC + B\bar{C}$$

(or)

A	B	C	00	01	11	10
0	1	0	1	1	1	0
1	0	1	1	1	0	0

$$\bar{f} = A\bar{B} + \bar{B}C + AB$$

Possible: 6
Simplified: 3

BC	00	01	11	10
0	1	1	X	X
1	1	X	1	1

$$f = C$$

BC	00	01	11	10
0	1	X	1	1
1	X	1	1	1

$$f = \bar{A}\bar{B} + AB$$

$$\bar{f} = A \odot B$$

4-variable Mapping :

AB	CD	00	01	11	10
00	1				
01		1	1	1	
10		1	1	1	1

$$\bar{f} = BD + \bar{B}\bar{D}$$

$$f = B \odot D$$


AB	CD	00	01	11	10
00	1	1	1	1	
01		1	1	1	
10		1	X	X	X

$$\bar{f} = \bar{A}B + \bar{B}\bar{C}$$


Sequential circuits ,

- Output of the digital circuits depends on present inputs and past outputs.
- Flip flop is a 1-bit memory storage device. It is also called as bistable multivibrator. It follows the edge triggering.
- Latch is a 1-bit memory storage device. It is also called as bistable multivibrator. It follows the level triggering.

FlipFlop



1) SR-FF: Basic flip flop




CLK	S	R	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	0
1	1	0	1
1	1	1	X

• $S=R=0$
 $\Rightarrow Q_{n+1} = Q_n$
 • $S \neq R$
 $\Rightarrow \text{then } Q_{n+1} = S$
 • $S=R=1$
 $\Rightarrow Q_{n+1} = X$
 (forbidden)
 (indeterminate)

characteristic Table :

CLK	S	R	Q_n	Q_{n+1}	C
0	0	0	0	0	Q_n
0	0	1	1	1	No change
0	1	0	0	0	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	1	
1	1	0	0	X	
1	1	1	1	X	



* characteristic equation

$$Q_{n+1} = S + \bar{R}Q_n$$

draw back



• If $S=R=1$, the FF enters into forbidden state.

→ JK Flip Flop is used to avoid forbidden state.

2) JK-FF :

⇒ Universal FF

• To avoid forbidden state




CLK	J	K	Q_{n+1}
0	X	X	Q_n
1	0	0	Q_n
1	0	1	Q_n
1	1	0	1
1	1	1	Q_n Toggle

characteristic table

J	K	Q_n	Q_{n+1}
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

* characteristic equation $[Q_{n+1} = J\bar{Q}_n + \bar{K}Q_n]$

3) Toggle FF : characteristic table




T	Q_{n+1}
0	Q_n
1	Q_n toggle

T	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

$$\begin{aligned} * & Q_{n+1} = \bar{T}Q_n + Q_n\bar{T} \\ & = T \oplus Q_n \end{aligned}$$

4) Delay FF (D-FF)




D	Q_{n+1}
0	0
1	1

$$\begin{aligned} * & \text{characteristic eq} \\ & Q_{n+1} = D \end{aligned}$$


Excitation Table :

Q_n	Q_{n+1}	J	K	S	R	T	D
0	0	0	x	0	x	0	0
0	1	1	x	1	0	1	1
1	0	x	1	0	1	1	0
1	1	x	0	x	0	0	1

Race around Condition : In J-K flip flop, $J = K = 1$ and level trigger is connected then the output changes many times. This condition is also called as Race around condition.



$$Q_{n+1} = \bar{Q}_n$$






- To avoid race around condition we can use
 - Edge triggered flip flop
 - $t_w < t_{pd} < T$ [Master Slave JK FF]

here t_w - width of clock pulse

t_{pd} - propagation delay of FF

T - Time period of the clock pulse



Applications of flipflops:


- Flipflops acts as frequency dividers, registers, counters.

These are used to count different states or clock pulses. It is a combination of more than one flip flop. Output frequency $f_o = \frac{\text{input frequency}}{\text{no. of clock pulses}}$

Counters are of 2 types :


- Synchronous counters
- Asynchronous counters

$$f_o = \frac{\text{fi.}}{\text{no. of clk pulses}}$$




Synchronous counters

→ Same clock pulse is connected to all the flipflops





Normal count sequence



Asynchronous counters

→ different clock pulses are connected to the flipflop



• Synchronous counters are fast counters.

• Asynchronous counters are slow counters.

• Examples of Synchronous counter: Ring counter, twisted ring counter


• Examples of Asynchronous Counter: Ripple counters.

Synchronous Counter

↳ Ring counter

n-bit ring counter requires n no. of FFs. It is also called as n-bit ring counter counts n no. of states. Mod n counter.

4-bit :



CLK	Q _A	Q _B	Q _C	Q _D
0	1	0	0	0
1	0	1	0	0
2	0	0	1	0
3	0	0	0	1
4	1	0	0	0

∴ It counts 4 clk pulses

$$\Rightarrow f_n = \frac{f_i}{4} = \frac{f_i}{n} \text{ mod-}N$$


→ initial state 1000.

Drawback :


• Starting problem, [any one flipflop output should be 1]

→ Twisted ring counter is used to avoid above drawback

Twisted/Johnson Ring Counter



Block diagram



$$f_o = \frac{f_i}{2^n}$$


clk	Qa	Qb	Qc	Qd
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

- n-bit Johnson counter requires n flip flops
- n-bit Johnson counter counts 2^n clk pulses

Ripple Counter / Asynchronous

- n-bit ripple counter requires n no. of flip flops
- n-bit ripple counter counts 2^n clock pulses
- Output frequency $f_o = \frac{f_i}{2^n}$
- It is also called as binary sequence counter

3-bit



CLK	Q ₂	Q ₁	Q ₀
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1
8	0	0	0

MOD-8

n-bit

Ripple \Rightarrow MOD- 2^n

$$f_o = \frac{f_i}{2^n}$$

Decade (Mod-10)

- ① Input frequency of 4-bit ring counter is 16 KHz. Then the output frequency is —

$$f_o = \frac{f_i}{4} = \frac{16}{4} = 4 \text{ KHz.}$$

[No. of clk pulses]


- ② Input frequency of 4-bit twisted ring counter is 16 KHz. Then the output frequency is —

$$f_o = \frac{f_i}{(2^n)} = \frac{16}{8} = 2 \text{ KHz.}$$

- ③ f_i of 4-bit ripple counter is 16 KHz, f_o = —

$$f_o = \frac{f_i}{2^n} = \frac{16}{2^4} = \frac{16}{16} = 1 \text{ KHz.}$$

- ④ Decade (Mod-10) Counter : It is used to count 10 no. of clock pulses. The range is from 0-9. (^{10 below ground})



$$f_o = \frac{f_i}{10}$$

10 → 1010

Range: 0000

0001
0010
0011
0100
0101
0110
0111
1000
1001
1010

Asynchronous inputs.

- These inputs are used to set or reset the flip-flops.
 - These inputs doesn't depends on the clock pulses.
 - Those are clear and preset (CR, PR).
- If PR=0 $\Rightarrow Q_{n+1} = 1$ the default status of clear and preset is 1,1
 If CR=0 $\Rightarrow Q_{n+1} = 0$.

Name of the counter	No. of FFs	No. of clk pulses	Output frequency fo
1) n-bit ring counter	n	n	$\frac{f_i}{n}$
2) n-bit twisted ring counter / Johnson counter	n	$2n$	$\frac{f_i}{2n}$
3) n-bit Ripple counter	n	2^n	$\frac{f_i}{2^n}$
4) Decade counter	4	10	$\frac{f_i}{10}$

8-10M	0	0
9-10M	1	0
10-10M	0	1
11-10M	1	0
12-10M	0	1
13-10M	1	1
14-10M	0	1
15-10M	1	1
16-10M	0	0

(8-10M) 1000

→ 8-10M → 9-10M → 10-10M → 11-10M → 12-10M → 13-10M → 14-10M → 15-10M → 16-10M

$f_{out} = \frac{f_i}{10} = \frac{1}{10} \cdot f_i$

(1000)

Memories

- Memories are used to store the information.

MEMORIES

Registers

Primary memory
(secondary semiconductors)

Main memory

Secondary memory
auxiliary memory

→ slow.

Secondary Memories

- These memories stores the information in the form of electrostatic and magnetostatic fields

- These are used to store large number of bits

- Ex : CD, DVD, Harddisk, floppy disk, Pendrives

Primary/Semiconductor Memories

Are of 2 types : RAM / ROM

RAM - Random Access Memory ROM - read only memory


RAM is used to perform read & write operations ROM performs only read operation

- RAM is volatile memory → ROM is non-volatile
 - RAM acts as data memory → ROM acts as a program memory
- P
- ```

 graph TD
 P --> RAM[RAM]
 P --> ROM[ROM]
 RAM --> SRAM[SRAM]
 RAM --> DRAM[DRAM]
 ROM --> PROM[PROM]
 ROM --> EEPROM[EPROM]
 ROM --> EEPROM[EEPROM]

```
- static RAM      Dynamic      PROM EPROM (UV)      EEPROM  
 SRAM is designed using FFs & bipolar diodes      DRAM is designed using FET and capacitors  
 SRAM occupies more space      DRAM occupies less space.  
 SRAM are faster than DRAM      DRAM is slow compared to SRAM.  
 Power consumption is very high in SRAM      In dynamic RAM power consumption less  
 To store 1-bit 6 transistors are required      DRAM requires 2 transistors.
- PROM - programmable Read Only Memory [erasing not possible]
- EPROM - erasable PROM [can erase using UV signals]
- EEPROM [electrically Erasable PROM] [can erase using electrical signal]

### PLD - programmable logic devices




PLA : And logic is programmable  
OR logic is programmable

PAL : And logic is programmable  
OR logic is fixed

PROM : And logic is fixed. OR logic is programmable.

### Semiconductor memories


n. no. of address lines, m no. of data lines




$$2^{10} \rightarrow K13 \\ 2^{20} \rightarrow M13$$

### standard PROM structure

n i/p's and m o/p's  
PROM structure is  $2^n \times m$



Ex:



$n \rightarrow 3$  i/p       $2 \rightarrow 0/p$ .  
 $\Rightarrow 3 = 2$   
 $\rightarrow 3 \times 8$  decoder  
 $\rightarrow 2$  or gates required.

1) 1 static RAM is connected with 11 address lines and 8 data lines then memory capacity - starting address and ending address -

2)  $n = 11$  and data lines  $m = 8$

$$2^n \times 8$$

$$2^1 \times 2^{10} \times 8$$

memory capacity is  $2^k \times 8 = 2\text{KB}$

starting address  $\Rightarrow 000|000|0000$

ending address  $\Rightarrow 111|111|1111$

[address should be represent using hexa-decimal notation]

starting address :  $0000\text{H}$

ending address :  $7FF\text{H}$

2) No. of address lines and data lines of 8KB SRAM is

$$\Rightarrow 8\text{K} \xrightarrow{\text{B}} 2^3 \times 2^{10} \times 8$$

the above memory require

$10 + 3 = 13$  address lines and 8 data lines

starting address :  $000000000000 = 000\text{H}$

ending address :  $111111111111 = 1FFF\text{H}$

### Registers :


- n-bit register requires n no. of flipflops

- these are used to convert to serial to parallel and parallel to serial.

- These acts as shift registers

- These are classified as :
  - 1) SISO      3) PISO
  - (according to i/o operations)      2) SIPO      4) PIPO


1) SISO - Serial Input Serial O/P




SI  $\Rightarrow$  n -clock pulses

SO  $\Rightarrow$  (n-1) clock pulses


4) PIPO - parallel I/P Parallel O/P



2) SIPO - Serial Input Parallel O/P



3) PISO - parallel Input serial O/P



## LOGIC FAMILIES.

