

# Interpretation and Compilation of Languages

## Master Programme in Computer Science

Mário Pereira      `mjp.pereira@fct.unl.pt`

Nova School of Science and Technology, Portugal

May 20, 2025

### Lecture 11

based on lectures by Jean-Christophe Filliâtre and Léon Gondelman  
previous editions by João Costa Seco, Luís Caires, and Bernardo Toninho

# Today: Optimizing Compiler, part 1

---

1. instruction selection
2. RTL (*Register Transfer Language*)
3. ERTL (*Explicit Register Transfer Language*)
4. LTL (*Location Transfer Language*)

Goal for the next two lectures: writing an **optimizing compiler**.

We intend to use x86-64 in the best possible way, notably

- its 16 registers
  - to pass parameters and to return results
  - for intermediate computations
- its instructions
  - such as the ability to add a constant to a register

```
add $3, %rdi
```

Emitting optimized code in a single pass is doomed to failure.


We decompose code production into **several phases**:

1. instruction selection
2. RTL (*Register Transfer Language*)
3. ERTL (*Explicit Register Transfer Language*)
4. LTL (*Location Transfer Language*)
5. linearization

(We follow the architecture of the CompCert compiler by Xavier Leroy; see <http://compcert.inria.fr/>).

# Compiler Phases = Many ASTs

The starting point the abstract syntax tree **output** by the **type checker**.



This compiler architecture is independent of the programming paradigm (imperative, functional, object oriented, etc.).

It is illustrated on a small fragment of C.

A small fragment of C with

- integers (type `int`)
- heap-allocated structures, only pointers to structures, no pointer arithmetic
- functions
- library functions `putchar` and `malloc`

To keep it simple, we assume 64-bit signed integers for values of type `int` (unusual, but standard compliant) so that integers and pointers have the same size.

$$\begin{aligned}
 E &\rightarrow n \\
 &| L \\
 &| L = E \\
 &| E \text{ op } E \mid - E \mid ! E \\
 &| x(E, \dots, E) \\
 &| \text{sizeof}(\text{struct } x) \\
 L &\rightarrow x \\
 &| E \rightarrow x \\
 \text{op} &\rightarrow == \mid != \mid < \mid <= \mid > \mid >= \\
 &| \&\& \mid || \mid + \mid - \mid * \mid / \\
 D &\rightarrow T \ x(T \ x, \dots, T \ x) \ B \\
 &| \text{struct } x \{ V \dots V \};
 \end{aligned}$$

$$\begin{aligned}
 S &\rightarrow ; \\
 &| E; \\
 &| \text{if } (E) \ S \ \text{else } S \\
 &| \text{while } (E) \ S \\
 &| \text{return } E; \\
 &| B \\
 B &\rightarrow \{ V \dots V \ S \dots S \} \\
 V &\rightarrow \text{int } x, \dots, x; \\
 &| \text{struct } x *x, \dots, *x; \\
 T &\rightarrow \text{int} \mid \text{struct } x * \\
 P &\rightarrow D \dots D
 \end{aligned}$$



```
int fact(int x) {  
    if (x <= 1) return 1;  
    return x * fact(x-1);  
}
```

```
struct list { int val; struct list *next; };  
  
int print(struct list *l) {  
    while (l) {  
        putchar(l->val);  
        l = l->next;  
    }  
    return 0;  
}
```

We assume that **type checking** is done.

In particular, we know the **type** of any **sub-expression**.

Note: for mini-C, types are not useful for code generation; yet,

- type checking ensures some form of safety e.g. we do not confuse an integer and a pointer
- for a larger fragment of C, types would be needed e.g. to select signed vs unsigned operations, to perform pointer arithmetic, etc.

The first phase is **instruction selection**.

Goal:

- replace C arithmetic operations with x86-64 operations
- replace structure field access with explicit memory access

Naively, we can simply translate each C arithmetic operation with the corresponding x86-64 operation.

However, x86-64 provides us with better instructions in some cases, notably

- addition of a register and a constant
- **bit shifting** to the **left** or to the **right**, corresponding to a **multiplication** or a **division** by a power of 2
- comparison of a register and a constant

Besides, it is advisable to perform as much evaluation as possible during compilation (partial evaluation).

Examples: in some cases, we can simplify

- $(1 + e_1) + (2 + e_2)$  into  $e_1 + e_2 + 3$
- $e + 1 < 10$  into  $e < 9$
- $!(e_1 < e_2)$  into  $e_1 \geq e_2$
- $0 \times e$  into  $0$

**Crucial:** the semantics must be preserved!

If some left/right evaluation order would be specified, we could simplify  $(0 - e_1) + e_2$  into  $e_2 - e_1$  only when  $e_1$  and  $e_2$  do not interfere.

For instance if  $e_1$  and  $e_2$  are pure, **i.e.**, without side effect.

With C, the evaluation order is not specified, so we can make the simplification.

With **unsigned** C arithmetic, we could not replace  $e + 1 < 10$  with  $e < 9$  since  $e + 1$  may be 0 by arithmetic overflow (the standard says that unsigned arithmetic wraps around).

If  $e$  is the greatest integer,  $e + 1 < 10$  holds but  $e < 9$  does not.

With signed arithmetic, however, arithmetic overflow is an undefined behavior (meaning that the compiler may choose **any** behavior).

Consequently, we can turn  $e + 1 < 10$  into  $e < 9$  with type `int`.

We can replace  $0 \times e$  with 0 only if expression  $e$  has **no side effect**.

Since our expressions may involve function calls, checking whether  $e$  has no effect is **not decidable**.

But we can over-approximate the absence of effect:

$$\begin{aligned}
 \text{pure}(n) &= \text{true} \\
 \text{pure}(x) &= \text{true} \\
 \text{pure}(e_1 + e_2) &= \text{pure}(e_1) \wedge \text{pure}(e_2) \\
 &\vdots \\
 \text{pure}(e_1 = e_2) &= \text{false} \\
 \text{pure}(f(e_1, \dots, e_n)) &= \text{false} \quad (\text{we don't know})
 \end{aligned}$$



To implement partial evaluation, we can use **smart constructors**.

A smart constructor behaves like a syntax tree constructor but it performs some simplifications on the fly.

Example: for addition, we introduce a smart constructor such as

```
val mk_add: expr -> expr -> expr      (* OCaml *)
```

```
Expr mkAdd(Expr e1, Expr e2)           // Java
```

Some possible simplifications for addition:

$$\begin{aligned}\text{mkAdd}(n_1, n_2) &= n_1 + n_2 \\ \text{mkAdd}(0, e) &= e \\ \text{mkAdd}(e, 0) &= e \\ \text{mkAdd}(\text{addi } n_1 \ e, n_2) &= \text{mkAdd}(n_1 + n_2, e) \\ \text{mkAdd}(n, e) &= \text{addi } n \ e \\ \text{mkAdd}(e, n) &= \text{addi } n \ e \\ \text{mkAdd}(e_1, e_2) &= \text{add } e_1 \ e_2 \quad \text{otherwise}\end{aligned}$$

**Remark:** instruction selection is where we can make a good use of `leaq`.

Instruction selection is thus a recursive process over the expressions:

$$\begin{aligned} IS(e_1 + e_2) &= \text{mkAdd}(IS(e_1), IS(e_2)) \\ IS(e_1 - e_2) &= \text{mkSub}(IS(e_1), IS(e_2)) \\ IS(!e_1) &= \text{mkNot}(IS(e_1)) \\ IS(-e_1) &= \text{mkSub}(0, IS(e_1)) \\ &\vdots \end{aligned}$$

and a direct translation for the other constructs.

Instruction selection also introduces explicit memory access, written load and store.

A memory address is given by an expression together with a constant offset (so that we make good use of indirect addressing).

In our case, structure fields reads and assignments are turned into memory accesses.

We have a simple schema where each field is exactly one word long (since type `int` is assumed to be 64 bits).

So

$$\begin{aligned} IS(e_1 \rightarrow x) &= \text{load } IS(e_1) (n \times \text{wordsize}) \\ IS(e_1 \rightarrow x = e_2) &= \text{store } IS(e_1) (n \times \text{wordsize}) \text{ } IS(e_2) \end{aligned}$$

where  $n$  is the index for field  $x$  in the structure and  $\text{wordsize} = 8$  (64 bits)

With the following structure

```
struct S { int a; int b; };
```

the instruction selection for expression

```
p->a = p->b + 2
```

is

```
store p 0 (addi 2 (load p 8))
```

Instruction selection is a direct translation over statements (if, while, etc.).

For functions, we erase types (not needed anymore) and we gather all variables at the function level.

```

struct list {
    int val;
    struct list *next; };

int print(struct list *l) {
    struct list *p;
    p = l;
    while (p) {
        int c;
        c = p->val;
        putchar(c);
        p = p->next;
    }
    return 0;
}

```

```

// no need for type list
// anymore

print(l) {
    locals p, c;
    p = l;
    while (p) {

        c = load p 0;
        putchar(c);
        p = load p 8;
    }
    return 0;
}

```



The classic factorial

```
int fact(int x) {  
    if (x <= 1) return 1;  
    return x * fact(x-1);  
}
```

```
fact(x) {  
    locals:  
    if (setle x $1) return 1;  
    return imul x fact(addi $-1 x);  
}
```

The next phase transforms the code to the language **RTL** (*Register Transfer Language*).


Goal:

- get rid of the tree structure of expressions and statements, in favor of a **control-flow graph** (CFG), to ease further phases; in particular, we make no distinction between expressions and statements anymore
- introduce **pseudo-registers** to hold function parameters and intermediate computations; there are infinitely many pseudo-registers, that will later be either x86-64 registers or stack locations

Let us consider the C expression

```
b * (3 + d)
```


that is the syntax tree



Let us assume that `b` and `d` are in pseudo-registers `#1` and `#2`.

And the final value in `#3`.

Then we build a CFG such as



The CFG is a map from labels (program points) to RTL instructions.

Conversely, each RTL instruction lists the labels of the next instructions.

For instance, the RTL instruction

$$\text{mov } n \ r \rightarrow L$$

means “load constant  $n$  into pseudo-register  $r$  and transfer control to label  $L$ ”

`mov  $n$   $r \rightarrow L$`

`load  $n(r_1)$   $r_2 \rightarrow L$`

`store  $r_1$   $n(r_2) \rightarrow L$`

`unop  $op$   $r \rightarrow L$`

unary operation (neg, etc.)

`binop  $op$   $r_1$   $r_2 \rightarrow L$`

binary operation (add, mov, etc.)

`ubranch  $br$   $r \rightarrow L_1, L_2$`

unary branching (jz, etc.)

`bbranch  $br$   $r_1$   $r_2 \rightarrow L_1, L_2$`

binary branching (jle, etc.)

`call  $r \leftarrow f(r_1, \dots, r_n) \rightarrow L$`

`goto  $\rightarrow L$`

We build a separate CFG for each function, with its own pseudo-registers (**intra**procedural analysis).

We build the CFG from bottom to top, which means we always know the label of the continuation (the next instructions).

To translate an expression, we provide

- a pseudo-register  $r_d$  to receive its value
- a label  $L_d$  corresponding to the continuation

We return the label of the entry point for the evaluation of the expression.

$$RTL(e, r_d, L_d)$$

The translation is pretty straightforward.

$$RTL(n, r_d, L_d) = \begin{array}{l} \text{add } L_1 : \text{mov } n \ r_d \rightarrow L_d \quad \text{with } L_1 \text{ fresh} \\ \text{return } L_1 \end{array}$$

$$RTL(e_1 + e_2, r_d, L_d) = \begin{array}{l} \text{add } L_3 : \text{add } r_2 \ r_d \rightarrow L_d \quad \text{with } r_2, L_3 \text{ fresh} \\ L_2 \leftarrow RTL(e_2, r_2, L_3) \\ L_1 \leftarrow RTL(e_1, r_d, L_2) \\ \text{return } L_1 \end{array}$$

etc.

(Read the code from bottom to top).




For local variables, we set up a table where each variable is mapped to a fresh pseudo-register.

Then reading or writing a local variable is a `mov` instruction (one of the RTL binary operations).

To translate C operations `&&` and `||`, as well as `if` and `while` statements, we use RTL **branching** instructions.

Example:

```
if (p != 0 && p->val == 1)
    ...branch 1...
else
    ...branch 2...
```



(the four blocks are sub-graphs)

To translate a condition, we provide two labels

- a label  $L_t$  corresponding to the continuation if the condition holds
- a label  $L_f$  when it does not hold

We return the label of the entry point for the evaluation of the condition.

$$RTL_c(e, L_t, L_f)$$

$$RTL_c(e_1 \&\& e_2, L_t, L_f) = RTL_c(e_1, RTL_c(e_2, L_t, L_f), L_f)$$

$$RTL_c(e_1 || e_2, L_t, L_f) = RTL_c(e_1, L_t, RTL_c(e_2, L_t, L_f))$$

$$\begin{aligned} RTL_c(e_1 \leq e_2, L_t, L_f) = & \text{add } L_3 : \text{bbranch } jle\ r_2\ r_1 \rightarrow L_t, L_f \\ & L_2 \leftarrow RTL(e_2, r_2, L_3) \\ & L_1 \leftarrow RTL(e_1, r_1, L_2) \\ & \text{return } L_1 \end{aligned}$$

$$\begin{aligned} RTL_c(e, L_t, L_f) = & \text{add } L_2 : \text{ubbranch } jz\ r \rightarrow L_f, L_t \\ & L_1 \leftarrow RTL(e, r, L_2) \\ & \text{return } L_1 \end{aligned}$$

(Of course, we can handle more particular cases).

To translate `return`, we provide a pseudo-register  $r_{ret}$  to receive the function result and a label  $L_{ret}$  corresponding to the function exit

$$RTL(;;L_d) = \text{return } L_d$$


$$RTL(\text{return } e;;L_d) = RTL(e, r_{ret}, L_{ret})$$

$$RTL(\text{if}(e)s_1 \text{ else } s_2, L_d) = RTL_c(e, RTL(s_1, L_d), RTL(s_2, L_d))$$

etc.


For a while loop, we have to build a cycle in the CFG.

```
while (e) {  
    ...s...  
}
```



$$RTL(\text{while}(e)s, L_d) = L_e \leftarrow RTL_c(e, , RTL(s, L), L_d)$$

add  $L : \text{goto } L_e$   
return  $L_e$



The formal parameters of a function, and its result, now are pseudo-registers

```
#3 f(#1, #2) { ... }
```

As well as actual parameters and result in a call.

```
call #4 <- f(#5, #6)
```



Translating a function involves the following steps:

1. we allocate fresh pseudo-registers for its parameters, its result, and its local variables
2. we start with an empty graph
3. we pick a fresh label for the function exit
4. we translate the function body to RTL code, and the output is the entry label in the CFG

With the factorial function

```
int fact(int x) {
    if (x <= 1) return 1;
    return x * fact(x-1);
}
```

we get


```
#2 fact(#1)
  entry : L10
  exit  : L1
  locals:
L10: mov #1 #6    -> L9
L9 : jle $1 #6    -> L8, L7
L8 : mov $1 #2    -> L1
L7 : mov #1 #5                -> L6
L6 : add $-1 #5                -> L5
L5 : call #3<-fact(#5)-> L4
L4 : mov #1 #4                -> L3
L3 : mov #3 #2                -> L2
L2 : imul #4 #2                -> L1
```

(the graph is printed arbitrarily)

With the factorial function

```
int fact(int x) {
    if (x <= 1) return 1;
    return x * fact(x-1);
}
```

we get




With a loop

```
int loop(int x) {
    int r;
    r = 1;
    while (2 <= x) {
        r = r * x;
        x = x - 1;
    }
    return r;
}
```

```
#2 loop(#1)
    entry : L12
    exit  : L1
    locals: #3
L12: mov $1 #3  -> L11
L11: mov $2 #6  -> L10
L10: mov #1 #7  -> L9
L9 : jle #7 #6  -> L8, L2
L8 : mov #3 #4  -> L7
L7 : mov #1 #5  -> L6
L6 : mov #4 #3  -> L5
L5 : imul #5 #3 -> L4
L4 : add $-1 #1 -> L3
L3 : goto L11
L2 : mov #3 #2  -> L1
```

With a loop

```
int loop(int x) {
    int r;
    r = 1;
    while (2 <= x) {
        r = r * x;
        x = x - 1;
    }
    return r;
}
```




The third phase turns RTL into **ERTL** (Explicit Register Transfer Language).

Goal: make **calling conventions** explicit, namely

- the first six parameters are passed in `%rdi`, `%rsi`, `%rdx`, `%rcx`, `%r8`, `%r9` and the next ones on the stack
- the result is returned in `%rax`
- in particular, `putchar` and `malloc` are library functions with a parameter in `%rdi` and a result in `%rax`
- the division `idivq` requires dividend and quotient in `%rax`
- callee-saved registers must be preserved by the callee (`%rbx`, `%r12`, `%r13`, `%r14`, `%r15`, `%rbp`)

The stack frame is as follows:



The  $m$  local variables area will hold all the pseudo-registers that could not be allocated to physical registers; register allocation (phase 4) will determine the value of  $m$ .

In ERTL, we have those same instructions as in RTL:

`mov  $n$   $r \rightarrow L$`

`load  $n(r_1)$   $r_2 \rightarrow L$`

`store  $r_1$   $n(r_2) \rightarrow L$`

`unop  $op$   $r \rightarrow L$`

unary operation (neg, etc.)

`binop  $op$   $r_1$   $r_2 \rightarrow L$`

binary operation (add, mov, etc.)

`ubbranch  $br$   $r \rightarrow L_1, L_2$`

unary branching (jz, etc.)

`bbranch  $br$   $r_1$   $r_2 \rightarrow L_1, L_2$`

binary branching (jle, etc.)

`goto  $\rightarrow L$`



In RTL, we had

$$\text{call } r \leftarrow f(r_1, \dots, r_n) \rightarrow L$$

In ERTL, we now have

$$\text{call } f(k) \rightarrow L$$

*i.e.*, we are only left with the name of the function to call, since new instructions will be inserted to load parameters into registers and stack, and to get the result from `%rax`.

We only keep the number  $k$  of parameters passed into registers (to be used in phase 4).

Finally, we have **new** instructions:

<code>alloc_frame</code>	$\rightarrow L$	allocate the stack frame
<code>delete_frame</code>	$\rightarrow L$	delete the stack frame (note: we do not know its size yet)
<code>get_param</code>	$n\ r \rightarrow L$	access a parameter on stack (with $n(\%rbp)$ )
<code>push_param</code>	$r \rightarrow L$	push the value of $r$
<code>return</code>		explicit return instruction

We do not change the structure of the control-flow graph; we simply **insert new instructions**

- At the beginning of each function, to
  - allocate the stack frame
  - save the callee-saved registers
  - copy the parameters into the corresponding pseudo-registers
- At the end of each function, to
  - copy the pseudo-register holding the result into `%rax`
  - restore the callee-saved registers
  - delete the stack frame
  - execute `return`
- Around each function call, to
  - copy the pseudo-registers holding the parameters into `%rdi`, ... and on the stack before the call
  - copy `%rax` into the pseudo-register holding the result after the call
  - pop the parameters, if any

We translate each RTL instruction to one/several ERTL instructions.

Mostly the identity operation, except for calls and division.

Dividend and quotient are in %rax.

The RTL instruction

$$L_1 : \text{binop div } r_1 \ r_2 \rightarrow L$$

becomes three ERTL instructions

$$L_1 : \text{binop mov } r_2 \ \text{\%rax} \rightarrow L_2$$

$$L_2 : \text{binop div } r_1 \ \text{\%rax} \rightarrow L_3$$

$$L_3 : \text{binop mov } \text{\%rax} \ r_2 \rightarrow L$$

where  $L_2$  and  $L_3$  are fresh labels

Beware of the direction: here we divide  $r_2$  by  $r_1$ .

We translate the RTL instruction

$$L_1 : \text{call } r \leftarrow f(r_1, \dots, r_n) \rightarrow L$$

into a sequence of ERTL instructions

1. copy  $\min(n, 6)$  parameters  $r_1, r_2, \dots$  into `%rdi, %rsi, ...`
2. if  $n > 6$ , pass other parameters on the stack with `push_param`
3. execute `call f(min(n, 6))`
4. copy `%rax` into  $r$
5. if  $n > 6$ , pop  $8 \times (n - 6)$  bytes

that starts at the same label  $L_1$  and transfers the control at the end to the same label  $L$ .

The RTL code

```
L5: call #3 <- fact(#5)  -> L4
```

is translated into the ERTL code

```
L5 : mov #5 %rdi    -> L12  
L12: call fact(1)   -> L11  
L11: mov %rax #3    -> L4
```

RTL

```
r f(r,...,r)
  locals : { r, ... }
  entry  : L
  exit   : L
  cfg    : ...
```

ERTL

```
f(n)
  locals : { r, ... }
  entry  : L

  cfg    : ...
```



For each callee-saved register, we allocate a fresh pseudo-register to save it, that we add to the local variables of the function.

Note: for the moment, we do not try to figure out which callee-saved registers will be used by the function.

At the function entry, we

- allocate the stack frame with `alloc_frame`
- save the callee-saved registers
- copy the parameters into their pseudo-registers

## RTL

```
#2 fact(#1)
  entry : L10
  exit  : L1
  locals:

L10: mov #1 #6    -> L9
...
```

## ERTL

```
fact(1)
  entry : L17

  locals: #7, #8
L17: alloc_frame  -> L16
L16: mov %rbx #7   -> L15
L15: mov %r12 #8   -> L14
L14: mov %rdi #1   -> L10
L10: mov #1 #6     -> L9
...
```

To make things simpler, we here assume that callee-saved registers are limited to `%rbx` and `%r12` (in practice, we also have `%r13`, `%r14`, `%r15`).

At function exit, we

- copy the pseudo-register holding the result into `%rax`
- restore the saved registers
- delete the stack frame

## RTL

```
#2 fact(#1)
  entry : L10
  exit  : L1
  locals:
  ...
L8 : mov $1 #2    -> L1
  ...
L2 : imul #4 #2   -> L1
```

## ERTL

```
fact(1)
  entry : L17

  locals: #7, #8
  ...
L8 : mov $1 #2    -> L1
  ...
L2 : imul #4 #2   -> L1
L1 : mov #2 %rax  -> L21
L21: mov #7 %rbx  -> L20
L20: mov #8 %r12  -> L19
L19: delete_frame -> L18
L18: return
```

Altogether, we get the following ERTL code:

```
fact(1)
  entry : L17
  locals: #7,#8
  L17: alloc_frame -> L16
  L16: mov %rbx #7 -> L15
  L15: mov %r12 #8 -> L14
  L14: mov %rdi #1 -> L10
  L10: mov #1 #6 -> L9
  L9 : jle $1 #6 -> L8, L7
  L8 : mov $1 #2 -> L1
  L1 : goto -> L22
  L22: mov #2 %rax -> L21
  L21: mov #7 %rbx -> L20
```

```
L20: mov #8 %r12 -> L19
L19: delete_frame -> L18
L18: return
L7 : mov #1 #5 -> L6
L6 : add $-1 #5 -> L5
L5 : goto -> L13
L13: mov #5 %rdi -> L12
L12: call fact(1) -> L11
L11: mov %rax #3 -> L4
L4 : mov #1 #4 -> L3
L3 : mov #3 #2 -> L2
L2 : imul #4 #2 -> L1
```

This is far from being what we think is a good x86-64 code for the factorial.

At this point, we have to understand that

- register allocation (phase 4) will try to match physical registers to pseudo-registers to minimize the use of the stack and the number of `mov`.

if for instance we map #8 to `%r12`, we remove the two instructions at L15 and L20.

- the code is not linearized yet (the graph is simply printed in some arbitrary order); this will be done in phase 5, where we will try to minimize jumps.

If we intend to optimize **tail calls**, it has to be done during the RTL to ERTL translation.

indeed, the ERTL instructions will differ, and this change influences the next phase (register allocation)



There is a difficulty, however, if the called function in a tail call does not have the same number of stack parameters or of local variables, since the stack frame has to be modified.

At least two solutions

- limit tail call optimization to cases where the stack frame has the **same layout**; this is the case for recursive calls!
- the caller patches the stack frame and transfers the control **after** the instructions that allocate the stack frame

The next phase translates ERTL to **LTL** (Location Transfer Language).

The goal is to get rid of pseudo-registers, replacing them with

- physical registers preferably
- stack locations otherwise

This is called **register allocation**.

Register allocation is complex, and decomposed into several steps

1. We perform a **liveness analysis**
  - it tells when the value contained in a pseudo-register is needed for the remaining of the computation
2. We build an **interference graph**
  - it tells what are the pseudo-registers that cannot be mapped to the same location
3. We allocate registers using a **graph coloring**
  - it maps pseudo-registers to physical registers or stack locations

In the following, a *variable* stands for a pseudo-register or a physical register.


## Definition (live variable)

*Given a program point, a variable is said to be **live** if the value it contains is likely to be used in the remaining of the computation.*

We say “is likely” since “is used” is not decidable; so we seek for a sound over-approximation.

Live variables are drawn on edges

```
mov $0 a
mov $1 b
L1: mov a c
    mov b a
    add c b
    jl  $1000 b L1
    mov a %rax
```



Live variables can be deduced from **definitions** and **uses** of variables by the various instructions.

## Definition

*For an instruction at label  $l$  in the control-flow graph, we write*

- *$def(l)$  for the set of variables defined by this instruction,*
- *$use(l)$  for the set of variables used by this instruction.*

Example: for the instruction `add  $r_1$   $r_2$`  we have

$$def(l) = \{r_2\} \quad \text{and} \quad use(l) = \{r_1, r_2\}$$

To compute live variables, it is handy to map them to labels in the control-flow graph (instead of edges).

But then we have to distinguish between variables **live at entry** and variables **live at exit** of a given instruction.

## Definition

*For an instruction at label  $l$  in the control-flow graph, we write*

- $in(l)$  for the set of live variables on the set of incoming edges to  $l$ ,*
- $out(l)$  for the set of live variables on the set of outgoing edges from  $l$ .*

The equations defining  $in(l)$  and  $out(l)$  are the following

$$\begin{cases} in(l) &= use(l) \cup (out(l) \setminus def(l)) \\ out(l) &= \bigcup_{s \in succ(l)} in(s) \end{cases}$$


These are mutually recursive functions and we seek for the smallest solution.

We are in the case of a monotonous function over a finite domain and thus we can use Tarski's theorem (see lecture 4).

*here we go again...*



# Fixpoint Computation



$$\begin{cases} in(l) = use(l) \cup (out(l) \setminus def(l)) \\ out(l) = \bigcup_{s \in succ(l)} in(s) \end{cases}$$

	use	def	in	out	in	out		in	out
1		a					...		a
2		b				a	...	a	a,b
3	a	c	a		a	b	...	a,b	b,c
4	b	a	b		b	b,c	...	b,c	a,b,c
5	b,c	b	b,c		b,c	b	...	a,b,c	a,b
6	b		b		b	a	...	a,b	a,b
7	a		a		a		...	a	

We get the fixpoint with 7 iterations.

Assuming the control-flow graph has  $N$  nodes and  $N$  variables, a brute force computation has complexity  $O(N^3)$  in the worst case.

We can improve efficiency in several ways

- traversing the graph in "reverse order" and computing *out* before *in* (on the previous example, we converge in 3 iterations instead of 7)
- merging nodes with a unique predecessor and a unique successor (basic blocks)
- using a more subtle algorithm that only recomputes the *in* and *out* that may have changed; this is Kildall's algorithm

Idea: if  $in(l)$  changes, then we only need to redo the computation for the predecessors of  $l$

$$\begin{cases} out(l) &= \bigcup_{s \in succ(l)} in(s) \\ in(l) &= use(l) \cup (out(l) \setminus def(l)) \end{cases}$$

Here is the algorithm:

```

let WS be a set containing all nodes
while WS is not empty
  remove a node l from WS
  old_in ← in(l)
  out(l) ← ...
  in(l) ← ...
  if in(l) is different from old_in(l) then
    add all predecessors of l in WS
  
```

Computing the sets  $def(l)$  (definitions) and  $use(l)$  (uses) is straightforward for most instructions.

Examples:

	<i>def</i>	<i>use</i>
mov <i>n r</i>	$\{r\}$	$\emptyset$
mov <i>r<sub>1</sub> r<sub>2</sub></i>	$\{r_2\}$	$\{r_1\}$
unop <i>op r</i>	$\{r\}$	$\{r\}$
goto	$\emptyset$	$\emptyset$
...		

This is more subtle for function calls.

For a call, we express that any caller-saved register may be erased by the call.

	<i>def</i>	<i>use</i>
<code>call f(k)</code>	<i>caller-saved</i>	the first $k$ registers of <code>%rdi,%rsi,...,%r9</code>

Last, for return, we express that `%rax` and all callee-saved registers may be used.

	<i>def</i>	<i>use</i>
<code>return</code>	$\emptyset$	$\{\%rax\} \cup \text{callee-saved}$

This was the ERTL code for fact

```
fact(1)
  entry : L17
  locals: #7,#8
  L17: alloc_frame -> L16
  L16: mov %rbx #7 -> L15
  L15: mov %r12 #8 -> L14
  L14: mov %rdi #1 -> L10
  L10: mov #1 #6 -> L9
  L9 : jle $1 #6 -> L8, L7
  L8 : mov $1 #2 -> L1
  L1 : goto -> L22
  L22: mov #2 %rax -> L21
  L21: mov #7 %rbx -> L20
```

```
L20: mov #8 %r12 -> L19
L19: delete_frame -> L18
L18: return
L7 : mov #1 #5 -> L6
L6 : add $-1 #5 -> L5
L5 : goto -> L13
L13: mov #5 %rdi -> L12
L12: call fact(1) -> L11
L11: mov %rax #3 -> L4
L4 : mov #1 #4 -> L3
L3 : mov #3 #2 -> L2
L2 : imul #4 #2 -> L1
```

```

L17: alloc_frame -> L16  in = %r12,%rbx,%rdi  out = %r12,%rbx,%rdi
L16: mov %rbx #7 -> L15  in = %r12,%rbx,%rdi  out = #7,%r12,%rdi
L15: mov %r12 #8 -> L14  in = #7,%r12,%rdi    out = #7,#8,%rdi
L14: mov %rdi #1 -> L10  in = #7,#8,%rdi      out = #1,#7,#8
L10: mov #1 #6  -> L9    in = #1,#7,#8        out = #1,#6,#7,#8
L9 : jle $1 #6 -> L8, L7 in = #1,#6,#7,#8    out = #1,#7,#8
L8 : mov $1 #2  -> L1    in = #7,#8          out = #2,#7,#8
L1 : goto      -> L22    in = #2,#7,#8        out = #2,#7,#8
L22: mov #2 %rax -> L21  in = #2,#7,#8        out = #7,#8,%rax
L21: mov #7 %rbx -> L20  in = #7,#8,%rax      out = #8,%rax,%rbx
L20: mov #8 %r12 -> L19  in = #8,%rax,%rbx    out = %r12,%rax,%rbx
L19: delete_frame-> L18  in = %r12,%rax,%rbx  out = %r12,%rax,%rbx
L18: return      in = %r12,%rax,%rbx  out =
L7 : mov #1 #5   -> L6   in = #1,#7,#8        out = #1,#5,#7,#8
L6 : add $-1 #5  -> L5   in = #1,#5,#7,#8    out = #1,#5,#7,#8
L5 : goto      -> L13    in = #1,#5,#7,#8    out = #1,#5,#7,#8
L13: mov #5 %rdi -> L12  in = #1,#5,#7,#8    out = #1,#7,#8,%rdi
L12: call fact(1)-> L11  in = #1,#7,#8,%rdi    out = #1,#7,#8,%rax
L11: mov %rax #3  -> L4   in = #1,#7,#8,%rax    out = #1,#3,#7,#8
L4 : mov #1 #4   -> L3   in = #1,#3,#7,#8    out = #3,#4,#7,#8
L3 : mov #3 #2   -> L2   in = #3,#4,#7,#8    out = #2,#4,#7,#8
L2 : imul #4 #2  -> L1   in = #2,#4,#7,#8    out = #2,#7,#8

```