# Interpretation and Compilation of Language Master Programme in Computer Science

Mário Pereira mjp.pereira@fct.unl.pt

Nova School of Science and Technology, Portugal

May 20, 2025

Lecture 11

based on lectures by Jean-Christophe Filliâtre and LØon Gondelman previous editions by Joao Costa Seco, Luís Caires, and Bernardo Toninho

# Today: Optimizing Compiler, part 1

- 1. instruction selection
- 2. RTL (Register Transfer Language)
- 3. ERTL (Explicit Register Transfer Language)
- 4. LTL (Location Transfer Language)

Goal for the next two lectures: writing an optimizing compiler.

We intend to use x86-64 in the best possible way, notably

- its 16 registers
  - to pass parameters and to return results
  - for intermediate computations
- its instructions
  - such as the ability to add a constant to a register

add \$3, %rdi

## Compiler Phases = Many AST

The starting point the abstract syntax tree output by the type checker.

```
Ttree
 Istree
     Rtl
Rtltree
Ertltree
Ltltree
    Lin
 Mips
```

#### Remark

This compiler architecture is independent of the programming paradigm (imperative, functional, object oriented, etc.).

It is illustrated on a small fragment of C.

#### A small fragment of C with

- integers (type int)
- heap-allocated structures, only pointers to structures, no pointer arithmetic
- functions
- library functions putchar and malloc

To keep it simple, we assume 64-bit signed integers for values of type i (unusual, but standard compliant) so that integers and pointers have th same size.

```
j E op E j - E j!E
      x(E;:::;E)
       sizeof(struct x)
     i E->x
op ! == j!= j < j <= j > j >=
     | && | | | | + | - | * | /
D! T x(T x; ::: T x) B
     i struct x {V ::: V };
```

```
j if (E) S else S
     j while (E) S
       return E;
        В
B ! { V ::: V S ::: S }
V ! int x;:::;x;
     j struct x *x;:::;*x;
T ! int j struct x *
P ! D:::D
```

```
int fact(int x) {
   if (x <= 1) return 1;
   return x * fact(x-1);
}</pre>
```

```
struct list { int val; struct list *next; };
int print(struct list *I) {
  while (I) {
    putchar(I->val);
    I = I->next;
  }
  return 0;
}
```

## Starting Point

10

We assume that type checking is done.

In particular, we know the type of any sub-expression.

Note: for mini-C, types are not useful for code generation; yet,

- type checking ensures some form of safety e.g. we do not confuse integer and a pointer
- for a larger fragment of C, types would be needed e.g. to select signed vs unsigned operations, to perform pointer arithmetic, etc.

#### Phase 1: Instruction Selection

11

The rst phase is instruction selection.

#### Goal:

- replace C arithmetic operations with x86-64 operations
- replace structure eld access with explicit memory access

## Arithmetic Operations

12

Naively, we can simply translate each C arithmetic operation with the corresponding x86-64 operation.

However, x86-64 provides us with better instructions in some cases, notably

- addition of a register and a constant
- bit shifting to the left or to the right, corresponding to a multiplication or a division by a power of 2
- comparison of a register and a constant

Besides, it is advisable to perform as much evaluation as possible durin compilation (partial evaluation).

Examples: in some cases, we can simplify

- $(1 + e_1) + (2 + e_2)$  into  $e_1 + e_2 + 3$
- e + 1 < 10 into e < 9
- $!(e_1 < e_2)$  into  $e_1 e_2$
- 0 xe into 0

Crucial: the semantics must be preserved!

## Example 1

If some left/right evaluation order would be specified, we could simplify  $(0-e_1) + e_2$  into  $e_2-e_1$  only when  $e_3$  and  $e_4$  do not interfere.

For instance if e and e are pure, i.e., without side e ect.

With C, the evaluation order is not specified, so we can make the simplification.

15

With unsigned C arithmetic, we could not replace e + 1 < 10 with e < 9 since e + 1 may be 0 by arithmetic over ow (the standard says that unsigned arithmetic wraps around).

If e is the greatest integer, e + 1 < 10 holds but e < 9 does not.

With signed arithmetic, however, arithmetic over ow is an unde ned behavior (meaning that the compiler may choose any behavior).

Consequently, we can turn e+1<10 into e<9 with type int.

16

We can replace 0 xe with 0 only if expression e has no side e ect.

Since our expressions may involve function calls, checking whether e has no e ect is not decidable.

But we can over-approximate the absence of e ect:

```
pure(n) = true
pure(x) = true
pure(e + e) = pure(e) ^ pure(e)
\vdots
pure(e = e) = false
pure(f(e::::e_n)) = false (we don't know)
```

#### Smart Constructors

17

To implement partial evaluation, we can use smart constructors.

A smart constructor behaves like a syntax tree constructor but it perforr some simpli cations on the y.

Example: for addition, we introduce a smart constructor such as

```
val mk_add: expr -> expr -> expr (* OCaml *)
Expr mkAdd(Expr e1, Expr e2) // Java
```

# Smart Constructor for Addition

19

Instruction selection is thus a recursive process over the expressions:

$$\begin{array}{lcl} IS\left(e_{1}+e_{2}\right) & = & mkAdd\left(IS\left(e\right);IS\left(e_{2}\right)\right) \\ IS\left(e_{1}-e_{2}\right) & = & mkSub\left(IS\left(e\right);IS\left(e_{2}\right)\right) \\ IS\left(Ie_{1}\right) & = & mkNot\left(IS\left(e\right)\right) \\ IS\left(-e_{1}\right) & = & mkSub\left(0;IS\left(e\right)\right) \\ & \vdots \end{array}$$

and a direct translation for the other constructs.

## Memory Access

Instruction selection also introduces explicit memory access, written loa and store.

A memory address is given by an expression together with a constant of (so that we make good use of indirect addressing).

In our case, structure elds reads and assignments are turned into men accesses.

We have a simple schema where each eld is exactly one word long (since type int is assumed to be 64 bits).

So

$$IS(e_1->x) = Ioad IS(e_1) (n xwordsize)$$
  
 $IS(e_1->x = e_2) = store IS(e_1) (n xwordsize) IS(e_2)$ 

where n is the index for eld x in the structure and wordsize = 8 (64 bit

#### With the following structure

```
struct S { int a; int b; };
```

the instruction selection for expression

$$p->a = p->b + 2$$

is

#### Statements and Function

Instruction selection is a direct translation over statements (if, while, etc.).

For functions, we erase types (not needed anymore) and we gather all variables at the function level.

```
struct list {
  int val:
  struct list *next; };
int print(struct list *I) {
  struct list *p;
  p = 1;
  while (p) {
    int c;
    c = p->val;
    putchar(c);
    p = p->next;
  return 0;
```

```
// no need for type list
// anymore
print(l) {
  locals p, c;
  p = 1;
  while (p) {
    c = load p O;
    putchar(c);
    p = load p 8;
  return 0;
```

### **Another Example**

#### The classic factorial

```
int fact(int x) {
    if (x <= 1) return 1;
    return x * fact(x-1);
}</pre>
```

```
fact(x) {
  locals:
  if (setle x $1) return 1;
  return imul x fact(addi $-1 x);
}
```

The next phase transforms the code to the language RTL (Register Transfer Language).

#### Goal:

- get rid of the tree structure of expressions and statements, in favor a control- ow graph (CFG), to ease further phases; in particular, we make no distinction between expressions and statements anymore
- introduce pseudo-registers to hold function parameters and intermediate computations; there are in nitely many pseudo-registe that will later be either x86-64 registers or stack locations

Let us consider the C expression

$$b * (3 + d)$$


that is the syntax tree



Let us assume that b and d are in pseudo-registers #1 and #2.

And the nal value in #3.

Then we build a CFG such as



29

```
mov n r !L load n(r_1) r_2 !L store r_1 n(r_2) !L unop op r !L binop op r_1 r_2 !L ubranch br r !L _1;L_2 bbranch br _1 _2 !L _1;L_2 call r _1 _2 _3 _4 _5 _5 _7 _7 _7 _7 _7 _9 !L qoto !L
```

```
unary operation (neg, etc.)
binary operation (add, mov, etc.)
unary branching (jz, etc.)
binary branching (jle, etc.)
```

#### Building the CFG

30

We build a separate CFG for each function, with its own pseudo-registe (intraprocedural analysis).

We build the CFG from bottom to top, which means we always know th label of the continuation (the next instructions).

## **Translating Expression**

31

To translate an expression, we provide

- a pseudo-registerdrto receive its value
- a label L corresponding to the continuation

We return the label of the entry point for the evaluation of the expression

$$RTL(e; r_d; L_d)$$

32

The translation is pretty straightforward.

$$\begin{array}{lll} \mathsf{RTL}(n;r_d;\mathsf{L}_d) &=& \mathsf{add}\ \mathsf{L}_1:\mathsf{mov}\ n_d \cdot \mathsf{!L}_d \quad \mathsf{with}\ \mathsf{L}_1\ \mathsf{fresh} \\ & \mathsf{return}\ \mathsf{L}_1 \\ \\ \mathsf{RTL}(e_1+e_2;r_d;\mathsf{L}_d) &=& \mathsf{add}\ \mathsf{L}_3:\mathsf{add}\ \mathsf{r}_2\ \mathsf{r}_d\ \mathsf{!L}_d \quad \mathsf{with}\ \mathsf{r}_2;\mathsf{L}_3\ \mathsf{fresh} \\ & \mathsf{L}_2 \quad \mathsf{RTL}(e_{-2};r_2;\mathsf{L}_3) \\ & \mathsf{L}_1 \quad \mathsf{RTL}(e_{-1};r_d;\mathsf{L}_2) \\ & \mathsf{return}\ \mathsf{L}_1 \\ \\ & \mathsf{etc.} \end{array}$$

(Read the code from bottom to top).

## **Translating Expression**


33

For local variables, we set up a table where each variable is mapped to fresh pseudo-register.

Then reading or writing a local variable is a mov instruction (one of the RTL binary operations).

To translate C operations && and ||, as well as if and while statement we use RTL branching instructions.

#### Example:



(the four blocks are sub-graphs)

## Translating a Condition

To translate a condition, we provide two labels

- a label L corresponding to the continuation if the condition holds
- a label L when it does not hold

We return the label of the entry point for the evaluation of the condition

$$RTL_c(e; L_t; L_f)$$

36

$$\begin{aligned} & \mathsf{RTL}_c(e_1 \&\& \, \varrho; \mathsf{L}_t; \mathsf{L}_f) &= & \mathsf{RTL}_c(e_1; \, \mathsf{RTL}_c(e_2; \mathsf{L}_t; \mathsf{L}_f); \, \mathsf{L}_f) \\ & \mathsf{RTL}_c(e_1 \mid \mid, e_2; \mathsf{L}_t; \mathsf{L}_f) &= & \mathsf{RTL}_c(e_1; \, \mathsf{L}_t; \, \mathsf{RTL}_c(e_2; \mathsf{L}_t; \mathsf{L}_f)) \\ & \mathsf{RTL}_c(e_1 <= \, \varrho; \mathsf{L}_t; \mathsf{L}_f) &= & \mathsf{add} \, \mathsf{L}_3 : \mathsf{bbranch} \, \mathsf{jle} \, \mathsf{r}_2 \, \mathsf{r}_1 \, \mathrel{!L}_t; \mathsf{L}_f \\ & \mathsf{L}_2 \, \mathsf{RTL}(e_2; \mathsf{r}_2; \mathsf{L}_3) \\ & \mathsf{L}_1 \, \mathsf{RTL}(e_1; \mathsf{r}_1; \mathsf{L}_2) \\ & \mathsf{return} \, \mathsf{L}_1 \end{aligned}$$
 
$$& \mathsf{RTL}_c(e; \mathsf{L}_t; \mathsf{L}_f) &= & \mathsf{add} \, \mathsf{L}_2 : \mathsf{ubranch} \, \mathsf{jz} \, \mathsf{r} \, \mathrel{!L}_f; \mathsf{L}_t \\ & \mathsf{L}_1 \, \mathsf{RTL}(e; \mathsf{r}; \mathsf{L}_2) \\ & \mathsf{return} \, \mathsf{L}_1 \end{aligned}$$

(Of course, we can handle more particular cases).

## Translating Statements

To translate return, we provide a pseudo-register to receive the function result and a label let corresponding to the function exit

$$RTL(;;L_d) = return L_d$$


$$RTL(return e;;L_d) = RTL(e;r_{ret};L_{ret})$$

$$RTL(if(e)s_1 else s_2;L_d) = RTL_c(e; RTL(s_1;L_d); RTL(s_2;L_d))$$


$$etc.$$

For a while loop, we have to build a cycle in the CFG.

```
while (e) {
    ...s...
}
```



$$\begin{split} \text{RTL}(\text{while}(e)s;L_d) &= L_e \quad \text{RTL} \quad _c(e;\;;\text{RTL}(s;L);\;L_d) \\ &\quad \quad \text{add}\; L: goto \; l_e \\ &\quad \quad \text{return}\; L_e \\ \end{split}$$



The formal parameters of a function, and its result, now are pseudo-registers

As well as actual parameters and result in a call.

# Translating a Function

### Translating a function involves the following steps:

- we allocate fresh pseudo-registers for its parameters, its result, and local variables
- 2. we start with an empty graph
- 3. we pick a fresh label for the function exit
- we translate the function body to RTL code, and the output is the entry label in the CFG

#### With the factorial function

```
int fact(int x) {
  if (x <= 1) return 1;
  return x * fact(x-1);
}</pre>
```

we get


```
#2 fact(#1)
  entry: L10
  exit: 11
  locals:
  110: mov #1 #6 \rightarrow 19
  L9 : ile $1 #6 \rightarrow L8, L7
  18: mov $1 #2 \rightarrow 11
  L7: mov #1 #5 \Rightarrow L6
  L6: add \$-1 #5 \rightarrow L5
  L5 : call \#3 < -fact(\#5) \rightarrow L4
  L4 : mov #1 #4 \rightarrow L3
  L3 : mov #3 #2 \rightarrow L2
  L2: imul #4 #2
                          → L1
```

(the graph is printed arbitrarily)

### With the factorial function

```
int fact(int x) {
  if (x <= 1) return 1;
  return x * fact(x-1);
}</pre>
```

we get



### With a loop

```
int loop(int x) {
  int r;
  r = 1;
  while (2 <= x) {
    r = r * x;
    x = x - 1;
  }
  return r;
}</pre>
```

```
#2 loop(#1)
  entry: L12
  exit: L1
  locals: #3
  L12: mov $1 #3 \rightarrow L11
  L11: mov $2 #6 → L10
  110: mov #1 #7 \rightarrow 19
  L9: ile #7 #6 \rightarrow L8, L2
  L8 : mov #3 #4 \rightarrow L7
  17: mov #1 #5 \rightarrow 16
  L6 : mov \#4 \#3 \rightarrow L5
  L5: imul #5 #3 \rightarrow L4
  L4 : add \$-1 \#1 \implies L3
  L3 : goto L11
  L2 : mov #3 #2 \rightarrow L1
```

## With a loop


```
int loop(int x) {
  int r;
  r = 1;
  while (2 <= x) {
    r = r * x;
    x = x - 1;
  }
  return r;
}</pre>
```

```
L<sub>12</sub>
       mov $1 #3
       mov $2 #6
       mov #1 #7
       jle #7 #6
mov #3 #2
              mov #3 #4
              mov #1 #5
              mov #4 #3
             imul #5 #3
              add $-1 #1
              L_3
               goto L11
```

## Phase 3: ERTL

The third phase turns RTL into ERTL (Explicit Register Transfer

The stack frame is as follows:



The m local variables area will hold all the pseudo-registers that could be allocated to physical registers; register allocation (phase 4) will determine the value of m.

In ERTL, we have those same instructions as in RTL:

```
mov n r !L load n(r_1) r_2 !L store r_1 n(r_2) !L unop op r !L unary operation (neg, etc.) binop op r_1 r_2 !L unary operation (add, mov, etc.) ubranch br r !L _1;L_2 unary branching (jz, etc.) bbranch br _1 _1;L_2 binary branching (jle, etc.) qoto !L
```

In RTL, we had

call 
$$r f(r_1; :::; r_n)!L$$

In ERTL, we now have

i.e., we are only left with the name of the function to call, since new instructions will be inserted to load parameters into registers and stack, and to get the result from %rax.

We only keep the number k of parameters passed into registers (to be used in phase 4).

## ERTL Instructions (3/3)

50

### Finally, we have new instructions:

# Inserting New Instructions

We do not change the structure of the control- ow graph; we simply insense instructions

- · At the beginning of each function, to
  - allocate the stack frame
  - save the callee-saved registers
  - copy the parameters into the corresponding pseudo-registers
- · At the end of each function, to
  - copy the pseudo-register holding the result into %rax
  - restore the callee-saved registers
  - delete the stack frame
  - execute return
- Around each function call, to
  - copy the pseudo-registers holding the parameters into %rdi, ... and the stack before the call
  - · copy %rax into the pseudo-register holding the result after the call
  - pop the parameters, if any

## **Translation**

52

We translate each RTL instruction to one/several ERTL instructions.

Mostly the identity operation, except for calls and division.

Dividend and quotient are in %rax.

The RTL instruction

 $L_1$ : binop div  $r_1 r_2!L$ 

becomes three ERTL instructions

 $L_1$ : binop mov § %rax!L  $_2$   $L_2$ : binop div  $r_1$  %rax!L  $_3$ 

L<sub>3</sub>: binop mov %rax<sub>2</sub>r! L

where L2 and L3 are fresh labels

Beware of the direction: here we divide by  $r_1$ .

#### We translate the RTL instruction

$$L_1$$
: call r f(r  $_1$ ;:::; $r_n$ )!L

into a sequence of ERTL instructions

- 1. copy (n;6) parameters r 1;r2;::: into %rdi,%rsi,...
- 2. if n > 6, pass other parameters on the stack with push\_param
- 3. execute call f (fm; 6))
- 4. copy %rax into r
- 5. if n > 6, pop  $8 \times (n-6)$  bytes

that starts at the same label \( \Lambda\) and transfers the control at the end to the same label \( L.\)

### The RTL code

#### is translated into the ERTL code

```
L5 : mov #5 %rdi \rightarrow L12
L12: call fact(1) \rightarrow L11
L11: mov %rax #3 \rightarrow L4
```

# **Translating Functions**

**ERTL** 

### RTL

## Callee-Saved Registe

57

For each callee-saved register, we allocate a fresh pseudo-register to s it, that we add to the local variables of the function.

Note: for the moment, we do not try to gure out which callee-saved registers will be used by the function.

## Function Entry

58

### At the function entry, we

- allocate the stack frame with alloc\_frame
- · save the callee-saved registers
- copy the parameters into their pseudo-registers

```
RTL
                                  ERTL
#2 fact(#1)
                                  fact(1)
  entry: L10
                                     entry: L17
  exit: L1
  locals:
                                     locals: #7, #8
                                     L17: alloc frame → L16
                                     L16: mov %rbx #7 \rightarrow L15
                                     115: mov %r12 #8 \rightarrow 114
                                    114: mov %rdi #1 → 110
  110: mov #1 #6
                      → 19
                                    L10: mov #1 #6 \rightarrow L9
```

To make things simpler, we here assume that callee-saved registers are limited to %rbx and %r12 (in practice, we also have %r13, %r14, %r15

## **Function Exit**

60

### At function exit, we

- copy the pseudo-register holding the result into %rax
- restore the saved registers
- delete the stack frame

#### RTL

#2 fact(#1) entry: L10 exit: L1 locals:

...

L8 : mov  $$1 \#2 \rightarrow L1$ 

...

L2 : imul #4 #2  $\rightarrow$  L1

#### **ERTL**

fact(1)

entry: L17

locals: #7, #8

..

L8 : mov  $$1 \#2 \rightarrow L1$ 

...

L2 : imul #4 #2  $\rightarrow$  L1

L1 : mov #2 %rax  $\rightarrow$  L21 L21: mov #7 %rbx  $\rightarrow$  L20

L20: mov #8 %r12 → L19


L19: delete\_frame → L18

L18: return

### Altogether, we get the following ERTL code:

```
fact(1)
  entry: L17
  locals: #7.#8
  L17: alloc frame \rightarrow L16
  L16: mov %rbx #7 \rightarrow L15
  L15: mov %r12 #8 \rightarrow L14
  L14: mov %rdi #1 → L10
  L10: mov #1 #6 → L9
  L9 : jle $1 #6 \rightarrow L8, L7
  L8 : mov $1 #2 \rightarrow L1
  L1 : goto
            → L22
  122: mov #2 %rax \rightarrow 121
  L21: mov #7 %rbx \rightarrow L20
```

```
L20: mov #8 %r12 \rightarrow L19
L19: delete frame → L18
118: return
L7 : mov #1 #5 \rightarrow L6
L6 : add \$-1 \#5 \rightarrow L5
L5 : goto \Rightarrow L13
113: mov #5 %rdi \rightarrow 112
L12: call fact(1) \rightarrow L11
L11: mov %rax #3 \rightarrow L4
L4 : mov #1 #4 \rightarrow L3
L3 : mov #3 #2 \rightarrow L2
L2 : imul #4 #2 \rightarrow L1
```



# An Interesting Optimization

If we intend to optimize tail calls, it has to be done during the RTL to ERTL translation.

indeed, the ERTL instructions will di er, and this change in uences the next phase (register allocation)

There is a di culty, however, if the called function in a tail call does not have the same number of stack parameters or of local variables, since stack frame has to be modi ed.

#### At least two solutions

- limit tail call optimization to cases where the stack frame has the same layout; this is the case for recursive calls!
- the caller patches the stack frame and transfers the control after the instructions that allocate the stack frame

The next phase translates ERTL to LTL (Location Transfer Language).

The goal is to get rid of pseudo-registers, replacing them with

- physical registers preferably
- stack locations otherwise

This is called register allocation.

## Register Allocation

Register allocation is complex, and decomposed into several steps

- 1. We perform a liveness analysis
  - it tells when the value contained in a pseudo-register is needed for the remaining of the computation
- 2. We build an interference graph
  - it tells what are the pseudo-registers that cannot be mapped to the same location
- 3. We allocate registers using a graph coloring
  - it maps pseudo-registers to physical registers or stack locations

## Liveness Analysi

In the following, a variable stands for a pseudo-register or a physical register.


### De nition (live variable)

Given a program point, a variable is said to be live if the value it cois likely to be used in the remaining of the computation.

We say is likely since is used is not decidable; so we seek for a sour over-approximation.

### Live variables are drawn on edges

```
mov $0 a
mov $1 b
L1: mov a c
mov b a
add c b
jl $1000 b L1
mov a %rax
```



Live variables can be deduced from de nitions and uses of variables by various instructions.

### De nition

For an instruction at label I in the control-fow graph, we write

- def (I) for the set of variables defined by this instruction,
- use(I) for the set of variables used by this instruction.

Example: for the instruction add<sub>1</sub>rr<sub>2</sub> we have

$$def(I) = f_2g$$
 and  $use(I) = f_1r_2g$ 

# Computing Live Variable

To compute live variables, it is handy to map them to labels in the control- ow graph (instead of edges).

But then we have to distinguish between variables live at entry and variables live at exit of a given instruction.

### De nition

For an instruction at label I in the control-fow graph, we write

- in(I) for the set of live variables on the set of incoming edges
- out(I) for the set of live variables on the set of outcoming ed from I.

The equations de ning in(I) and out(I) are the following

$$\begin{cases} & \text{sol}(I) = \text{use}(I) [(\text{out}(I) \text{ndef}(I))] \\ & \text{out}(I) = \begin{cases} & \text{sol}(I) \\ & \text{sol}(I) \end{cases}$$


These are mutually recursive functions and we seek for the smallest solution.

We are in the case of a monotonous function over a nite domain and the we can use Tarski's theorem (see lecture 4).

here we go again.

72

## **Fixpoint Computation**



$$S < in(I) = use(I)[(out(I)ndef(I))]$$
  
: out(I) =  $S < succ(I)in(s)$ 

	use	def	in	out	in	out	in	out
1		а						а
2		b				а	 а	a,b
3	а	С	а		а	b	 a,b	b,c
4	b	а	b		b	b,c	 b,c	a,b,c
5	b,c	b	b,c		b,c	b	 a,b,c	a,b
6	b		b		b	а	 a,b	a,b
7	а		а		а		 а	

We get the xpoint with 7 iterations.

## **Fixpoint Computation**

Assuming the control- ow graph has N nodes and N variables, a brute force computation has complexity O(N) in the worst case.

We can improve e ciency in several ways

- traversing the graph in reverse order and computing out before in (on the previous example, we converge in 3 iterations instead of 7)
- merging nodes with a unique predecessor and a unique successor (basic blocks)
- using a more subtle algorithm that only recomputes the in and out that may have changed; this is Kildall's algorithm

Idea: if in(I) changes, then we only need to redo the computation for the predecessors of I

```
 \begin{array}{ll} ( & & S \\ & \text{out(I)} & = & S \\ & & \text{in(I)} & = & \text{use(I)} [(\text{out(I)} \text{ndef(I)}) \\ \end{array}
```

Here is the algorithm:

```
let WS be a set containing all nodes
while WS is not empty
  remove a node I from WS
  old_in <- in(I)
  out(I) <- ...
  in(I) <- ...
  if in(I) is different from old_in(I) then
    add all predecessors of I in WS</pre>
```

## Computing def and use

Computing the sets def (I) (de nitions) and use(I) (uses) is straightforward for most instructions.

### Examples:

	def	use
mov n r	frg	;
mov ∤ r <sub>2</sub>	fr <sub>2</sub> g	fr <sub>1</sub> g
unop op r	frg	frg
goto	•	• ,

## Computing def and use

This is more subtle for function calls.

For a call, we express that any caller-saved register may be erased by call.

Last, for return, we express that %rax and all callee-saved registers m be used.

	def	use
return	•	f%raxg[callee-saved

#### This was the ERTL code for fact

```
fact(1)
  entry: L17
  locals: #7,#8
  L17: alloc frame → L16
  L16: mov %rbx #7 \rightarrow L15
  L15: mov %r12 #8 \rightarrow L14
  L14: mov %rdi #1 \rightarrow L10
  L10: mov #1 #6 \Rightarrow L9
  L9 : jle $1 #6 \rightarrow L8, L7
  L8 : mov \$1 \#2 \rightarrow L1
  L1: goto \rightarrow L22
  122: mov #2 %rax \rightarrow 121
  121: mov #7 %rbx \rightarrow 120
```

```
120: mov #8 %r12 \rightarrow 119
L19: delete_frame → L18
118: return
L7 : mov #1 #5 \rightarrow L6
L6 : add \$-1 \#5 \rightarrow L5
L5 : goto \Rightarrow L13
113: mov #5 %rdi \rightarrow 112
L12: call fact(1) \rightarrow L11
L11: mov %rax #3 \rightarrow L4
L4 : mov #1 #4 \rightarrow L3
L3 : mov #3 #2 → L2
L2 : imul #4 #2 → L1
```

### Liveness for fact

79

```
L17: alloc_frame -> L16 in = %r12, %rbx, %rdi
                                                 out = %r12, %rbx, %rdi
L16: mov %rbx #7 -> L15 in = %r12, %rbx, %rdi
                                                 out = #7, %r12, %rdi
L15: mov %r12 #8 -> L14 in = #7, %r12, %rdi
                                                 out = \#7, \#8, \%rdi
L14: mov %rdi #1 -> L10 in = #7, #8, %rdi
                                                 out = #1, #7, #8
L10: mov #1 #6 -> L9 in = #1, #7, #8
                                                out = #1, #6, #7, #8
L9 : jle $1 \#6 -> L8, L7 in = \#1, \#6, \#7, \#8
                                                 out = #1, #7, #8
L8: mov $1 \# 2 \longrightarrow L1 in = \# 7, \# 8
                                                 out = \#2, \#7, \#8
L1 : goto \rightarrow L22 in = #2, #7, #8
                                                 out = \#2, \#7, \#8
L22: mov #2 %rax -> L21 in = #2, #7, #8
                                                 out = \#7. \#8. \%rax
L21: mov #7 %rbx \rightarrow L20 in = #7, #8, %rax
                                                 out = #8, %rax, %rbx
L20: mov #8 %r12 -> L19 in = #8, %rax, %rbx
                                                 out = %r12, %rax, %rbx
L19: delete frame-> L18 in = %r12, %rax, %rbx
                                                 out = %r12, %rax, %rbx
L18: return
                          in = %r12, %rax, %rbx
                                                  out =
L7: mov #1 #5 \rightarrow L6 in = #1, #7, #8
                                                 out = #1, #5, #7, #8
L6: add \$-1 \#5 -> L5 in = \#1, \#5, \#7, \#8
                                                 out = #1, #5, #7, #8
L5 :
     goto -> L13
                           in = #1, #5, #7, #8
                                                 out = #1, #5, #7, #8
L13: mov #5 %rdi -> L12 in = #1, #5, #7, #8
                                                 out = #1, #7, #8, %rdi
L12: call fact(1)-> L11 in = #1, #7, #8, %rdi
                                                 out = \#1, \#7, \#8, \%rax
L11: mov %rax \#3 \rightarrow L4 in = \#1, \#7, \#8, \%rax
                                                 out = \#1, \#3, \#7, \#8
L4: mov #1 #4 -> L3 in = #1, #3, #7, #8
                                                 out = \#3, \#4, \#7, \#8
                                                 out = \#2, \#4, \#7, \#8
L3: mov #3 #2 \rightarrow L2 in = #3.#4.#7.#8
L2: imul #4 #2 -> L1 in = #2.#4.#7.#8
                                                 out = \#2, \#7, \#8
```