# Interpretation and Compilation of Languages Master Programme in Computer Science

Mário Pereira mjp.pereira@fct.unl.pt

Nova School of Science and Technology, Portugal

May 26, 2025

Lecture 12

based on lectures by Jean-Christophe Filliâtre and Léon Gondelman previous editions by João Costa Seco, Luís Caires, and Bernardo Toninho

## Today: Optimizing Compiler, part 2

- 1. Interference graph
- 2. Registers allocation
- 3. Linearization
- 4. Different compiler architectures

#### Code production is split into several phases:

- 1. instruction selection
- 2. RTL (Register Transfer Language)
- 3. ERTL (Explicit Register Transfer Language)
- 4. LTL (Location Transfer Language)
  - 4.1 liveness analysis
  - 4.2 interference graph
  - 4.3 register allocation
- 5. linearization (assembly)



```
int fact(int x) {
   if (x <= 1) return 1;
   return x * fact(x-1);
}

Phase 1: instruction selection
int fact(int x) {
   if (Mjlei 1 x) return 1;
   return Mmul x fact((Maddi -1) x);
}</pre>
```

#### Phase 2: RTL (Register Transfer Language)

```
#2 fact(#1)
                                L7: mov #1 #5
                                                       -> L6
 entry: L10
                                L6: add $-1 #5
                                                      -> L5
 exit : L1
                                L5: #3 <- call fact(#5) -> L4
 locals:
                                L4: mov #1 #4
                                                       -> L3
 L10: mov #1 #6 -> L9
                                L3: mov #3 #2
                                                     -> L2
 L9 : jle $1 #6 -> L8, L7
                                                       -> L1
                                L2: imul #4 #2
 L8 : mov $1 #2 -> L1
```

#### Phase 3: ERTL (Explicit Register Transfer Language)

```
fact(1)
 entry: L17
 locals: #7,#8
 L17: alloc frame -> L16
 L16: mov %rbx #7 -> L15
 L15: mov %r12 #8 -> L14
 L14: mov %rdi #1 -> L10
 L10: mov #1 #6 -> L9
 L9 : jle $1 #6 -> L8, L7
 L8 : mov $1 #2
                  -> L1
             -> L22
 L1 : goto
 L22: mov #2 %rax -> L21
 L21: mov #7 %rbx -> L20
```

```
L20: mov #8 %r12 -> L19
L19: delete frame -> L18
I.18: return
L7 : mov #1 #5 -> L6
L6: add $-1 #5 -> L5
               -> L13
L5 : goto
L13: mov #5 %rdi -> L12
L12: call fact(1) -> L11
L11: mov %rax #3
                 -> L4
                 -> L3
L4 : mov #1 #4
L3 : mov #3 #2 -> L2
L2 : imul #4 #2 -> L1
```

Phase 4: LTL (Location Transfer Language)

We have already done the liveness analysis, *i.e.*, we have determined for each variable (pseudo-register or physical register) at which moments its value is likely to be used in the remaining of the computation.

```
L17: alloc frame -> L16 in = \%r12,\%rbx,\%rdi
                                               out = %r12, %rbx, %rdi
L16: mov %rbx #7 -> L15 in = %r12, %rbx, %rdi
                                               out = \#7, \%r12, \%rdi
L15: mov %r12 \#8 \rightarrow L14 in = \#7.\%r12.\%rdi
                                               out = \#7.\#8.\%rdi
L14: mov %rdi #1 -> L10 in = #7,#8,%rdi
                                               out = #1,#7,#8
L10: mov #1 #6 -> L9
                         in = #1, #7, #8
                                               out = #1,#6,#7,#8
L9 : jle $1 #6 \rightarrow L8, L7 in = #1,#6,#7,#8
                                              out = #1, #7, #8
L8 : mov $1 #2 -> L1
                         in = #7,#8
                                               out = \#2,\#7,\#8
L1 : goto -> L22
                         in = #2, #7, #8
                                               out = \#2, \#7, \#8
L22: mov #2 %rax -> L21
                         in = #2, #7, #8
                                               out = \#7,\#8,\%rax
L21: mov #7 \%rbx -> L20 in = #7.#8.\%rax
                                               out = \#8,\%rax,\%rbx
L20: mov #8 %r12 -> L19
                         in = #8.\%rax.\%rbx
                                               out = %r12.%rax.%rbx
L19: delete frame-> L18 in = %r12, %rax, %rbx
                                               out = %r12, %rax, %rbx
                         in = %r12.%rax.%rbx out =
L18: return
L7 : mov #1 #5 -> L6
                         in = #1,#7,#8
                                               out = #1.#5.#7.#8
L6: add $-1 #5 -> L5
                         in = #1, #5, #7, #8
                                               out = #1,#5,#7,#8
L5 : goto -> L13
                         in = #1, #5, #7, #8
                                               out = #1,#5,#7,#8
L13: mov #5 %rdi -> L12
                         in = #1, #5, #7, #8
                                               out = #1,#7,#8,\%rdi
L12: call fact(1)-> L11
                         in = #1, #7, #8, \%rdi
                                               out = #1,#7,#8,\%rax
L11: mov %rax #3 -> L4
                         in = #1,#7,#8,%rax
                                               out = #1.#3.#7.#8
L4 : mov #1 #4 -> L3
                         in = #1, #3, #7, #8
                                               out = #3,#4,#7,#8
L3 : mov #3 #2 -> L2
                         in = #3, #4, #7, #8
                                               out = \#2,\#4,\#7,\#8
L2 : imul #4 #2 -> L1
                         in = #2, #4, #7, #8
                                               out = #2.#7.#8
```

We now build an interference graph that represents the constraints over pseudo-registers.

## Definition (interference)

We say that two variables  $v_1$  and  $v_2$  interfere if they cannot be implemented by the same location (physical register or memory slot).

Since interference is not decidable, we look for sufficient conditions.

#### Interference

Let us consider an instruction that defines a variable v: then any other variable w live out of this instruction may interfere with v.

However, in the particular case of

mov w v

we wish instead not to declare that v and w interfere, since mapping v and w to the same location will eliminate this instruction.

So we adopt the following definition:

## Definition (interference graph)

The interference graph of a function is an undirected graph whose vertices are the variables and whose edges are of two kinds:

- interference
- or preference

For each instruction that defines a variable v and whose out live variables, other than v, are  $w_1, \ldots, w_n$ , we proceed as follows:

- if the instruction is not mov w v, we add the n interference edges  $v w_i$
- if this is an instruction mov w v, we add the interference edges  $v w_i$  for the  $w_i$  other than w and we add a preference edge v w.

(if an edge v-w is both a preference and interference, we only keep the interference edge)


## Example: factorial

12

Here is what we get with function fact

 $\begin{array}{c} 10 \text{ physical registers} \\ \text{8 pseudo-registers} \end{array}$ 

dashed = preference edges



We can see register allocation as a graph coloring problem:

- the colors are the physical registers
- two vertices linked by some interference edge cannot receive the same color
- two vertices linked by some preference edge should receive the same color as much as possible

Note: the graph contains vertices that are physical registers, *i.e.*, that are already colored.


Gregory Chaitin, Register allocation and spilling via graph coloring, 1982

## Factorial Example

14

Let us have a look at the available colors:

	available colors
#1	%r12, %rbx
#2	all of them
#3	all of them
#4	all of them
#5	all of them
#6	all of them
#7	%rbx
#8	%r12



On this example, it is easy to check that the graph coloring has no solution

- only two colors for #1, #7, and #8
- the three of them interfere

If a vertex cannot be colored, it will be allocated on the stack; it is called a spilled register.

## Another Difficulty

16

Even if the graph can be colored, figuring it out would be too costly (the problem is NP-complete).

So we are going to use heuristics to color the graph, looking for

- a linear (or quasi-linear) complexity
- a good use of preference edges

One of the best algorithms is due to George and Appel (*Iterated Register Coalescing*, 1996)

It uses the following ideas.

## Simplification

17

Let K be the number of colors (i.e. the number of physical registers).

A first idea, due to Kempe (1879!), is the following: if a vertex has a degree < K, then we can remove it from the graph, color the remaining graph, and then assign it a color; this is called simplification.

Removing a vertex decreases the degree of other vertices and thus can trigger other simplifications.

Removed vertices are put on a stack.

When there are only vertices with degree  $\geq K$ , we pick up one vertex as potential spill; it is removed from the graph and put on the stack, and the simplification process restarts.

We preferably choose a vertex

- that is seldom used (memory access is costly)
- has a strong degree (to favor new simplifications)

When the graph is empty, we start the coloring process, called selection.

We pop vertices from the stack, and for each

- if it has a small degree, we are guaranteed to find a color
- if it has a high degree (a potential spill), then
  - either it can be colored because its neighbors use less than K colors (optimistic coloring)
  - or it cannot be colored and it is spilled to memory (actual spill)

## Coalescing

Last, we must make good use of preference edges.

For this, we use a technique called coalescing that merges two vertices of the graph.

Since it may increase the degree (of the resulting vertex), we add a conservative criterion not to damage K-colorability.

## Definition (George's criterion)

A pseudo-register vertex  $v_2$  can be merged with a vertex  $v_1$ , if any neighbor of  $v_1$  that is a physical register or has degree  $\geq K$  is also a neighbor of  $v_2$ .

Similarly, a physical vertex  $v_2$  can be merged with a vertex  $v_1$ , if any neighbor of  $v_1$  that is a pseudo-register or has degree  $\geq K$  is also a neighbor of  $v_2$ .

The vertex  $v_1$  is removed and the graph is updated.

implemented with five mutually recursive functions

```
simplify(g) =
    ...
coalesce(g) =
    ...
freeze(g) =
    ...
spill(g) =
    ...
select(g, v) =
    ...
```

Note: the stack of vertices is thus implicit.

```
simplify(g) =
  if there exists a vertex v without any preference edge
    with minimal degree < K
  then
    return select(g, v)
  else
    return coalesce(g)</pre>
```

```
coalesce(g) =
  if there exists a preference edge v1-v2
     satisfying George's criterion
  then
    g <- merge(g, v1, v2)
    c <- simplify(g)</pre>
    c[v1] <- c[v2]
    return c
  else
    return freeze(g)
```

```
freeze(g) =
  if there exists a vertex v with minimal degree < K
  then
    g <- remove preference edges from v
    return simplify(g)
  else
    return spill(g)</pre>
```

```
spill(g) =
  if g is empty
  then
    return the empty coloring
  else
    choose a vertex v with minimal spill cost
    return select(g, v)
```

The spill cost function can be for instance

$$cost(v) = \frac{number of uses of v}{degree of v}$$

```
select(g, v) =
  remove vertex v from g
  c <- simplify(g)
  if there exists a color r for v
  then
    c[v] <- r
  else
    c[v] <- spill
  return c</pre>
```

## What About Spilled Pseudo-Registers?

What do we do with spilled pseudo-registers?

They are mapped to stack slots, in the lower part of the stack frame.

	:
	param. <i>n</i>
	• • •
	param. 7
	return addr.
$\texttt{\%rbp} \to$	saved %rbp
	local 1
	:
$\texttt{\%rsp} \to$	local <i>m</i>
	:

Several pseudo-registers may use the same slot, if they do not interfere  $\Rightarrow$  how to minimize m?

This is yet another graph coloring problem, but this time with an infinite number of colors (stack slots).

#### Algorithm:

- merge all preference edges, since mov between two spilled registers is really costly
- 2. then use the simplification algorithm

#### We get the following register allocation:

```
#1 -> %rbx
#2 -> %rax
#3 -> %rax
#4 -> %rbx
#5 -> %rdi
#6 -> %rbx
#7 -> stack -8
#8 -> %r12
```

#### Which we would give the following code:

```
fact(1)
                             L20: mov %r12 %r12 -> L19
 entry: L17
                             L19: delete frame
                                                -> L18
                             L18: return
 L17: alloc_frame -> L16
                             L7: mov %rbx %rdi
                                                -> I.6
 L16: mov %rbx -8(%rbp)->L15
                             L6 : add $-1 %rdi
                                                -> L5
 L15: mov %r12 %r12 -> L14
                                         -> L13
                             L5 : goto
 L14: mov %rdi %rbx -> L10
                             L13: mov %rdi %rdi -> L12
 L10: mov %rbx %rbx -> L9
                             L12: call fact(1) -> L11
 L9 : jle $1 %rbx -> L8, L7
                             L11: mov %rax %rax -> L4
 L8 : mov $1 %rax -> L1
                             L4 : mov %rbx %rbx -> L3
             -> L22
 L1: goto
                             L3 : mov %rax %rax -> L2
 L22: mov %rax %rax -> L21
                             L2: imul %rbx %rax -> L1
 L21: mov -8(\%rbp) %rbx->L20
```

As we notice, many instructions

mov v v

can now be eliminated; this was the purpose of preference edges.

This will be done during the translation to LTL.

## The LTL Language

33

We still have a control-flow graph.

Most LTL instructions LTL are the same as in ERTL, but operands are now physical registers or stack slots.

#### LTL Instructions

call 
$$f \to L$$
 goto  $\to L$  return

load 
$$n(r_1)$$
  $r_2 \rightarrow L$   
store  $r_1$   $n(r_2) \rightarrow L$ 

identical to ERTL but with physical registers

mov n  $d \to L$ unop op  $d \to L$ binop op  $d_1$   $d_2 \to L$ ubranch br  $d \to L_1, L_2$ bbranch br  $d_1$   $d_2 \to L_1, L_2$ push  $d \to L$  identical to ERTL but with operands (d = register or stack slot)

pop r

new instruction

### LTL Instructions

35

Additionally, alloc\_frame, delete\_frame, and get\_param disappear, being now replaced by explicit use of %rsp / %rbp.

We translate each ERTL instruction into one or several LTL instructions, using

- the graph coloring
- the stack frame structure (which is now known for each function)

A variable r can be

- already a physical register
- a pseudo-register mapped to a physical register
- a pseudo-register mapped to a stack slot

In some cases, the translation is easy because the assembly language allows all combinations.

Example: the ERTL instruction

$$L_1: \text{mov } n \ r \to L$$

is mapped to a single LTL instruction

$$L_1: mov \ n \ color(r) \rightarrow L$$

color(r) being a physical register (e.g. movq \$42, %rax) or a stack slot (e.g. movq \$42, -8(%rbp))

In other cases, however, this is more difficult as not all operand combinations are allowed.

Memory access is one such example:

$$L_1$$
: load  $n(r_1)$   $r_2 \rightarrow L$ 

raises an issue when  $r_2$  is on the stack, as we can't write

(too many memory references for 'movq')

Similarly when  $r_1$  is on the stack we have to use some intermediate register.

Problem: which register to use?

## Temporary Registers

We go for a simple solution: two registers are used as temporary registers from transfers to/from memory, and are not used anywhere else (we choose %r10 and %r11).

In practice, we can't always waste two registers like this; we have to patch the interference graph and rerun the register allocation to free a register for the transfer.

Fortunately, it quickly converges (2 or 3 steps).

With two temporary registers, it is now easy to translate ERTL to LTL.

### Example: with ERTL instruction

$$L_1$$
: load  $n(r_1)$   $r_2 \rightarrow L$ 

	r <sub>2</sub> physical	$r_2$ on	
	register	stack	
$r_1$ physical	$L_1$ : load $\mathit{n}(\mathit{r}_1)$ $\mathit{r}_2  o \mathit{L}$	$L_1$ : load $n(r_1)$ %r10 $ ightarrow$ $L_2$	
register		$L_2$ : mov %r10 $n_2$ (%rbp) $ ightarrow$ $L$	
$r_1$ on stack	$L_1$ : mov $n_1(\% ext{rbp})~\% ext{r10}  ightarrow L_2$	$L_1$ : mov $n_1(\% ext{rbp})~\% ext{r10}  ightarrow L_2$	
	$L_2$ : load $n(\%$ r10) $r_2  o L$	$L_2$ : load $n(\%$ r10) %r11 $ ightarrow$ $L_3$	
		$ig $ $L_3$ : mov %r11 $n_2$ (%rbp) $ ightarrow$ $L_2$	

(here one temporary register is enough but two are needed for store)

# **Binary Operations**

We make some special treatment during the translation

• An instruction mov  $r_1$   $r_2 \to L$  is translated to goto  $\to L$  when  $r_1$  and  $r_2$  have the same color.

This is where we get the benefits of a good register allocation.

 The x86-64 instruction imul requires its second operand to be a register ⇒ one has to use a temporary if this is not the case.

 A binary operation cannot have two memory operands ⇒ use a temporary if needed. We can now translate alloc\_frame and delete\_frame into explicit use of %rsp / %rbp

ERTL	LTL	
$\overline{\texttt{alloc\_frame} \to \textit{L}}$	push %rbp	
	mov %rsp %rbp	
	add $-8m$ %rsp	
$ exttt{delete\_frame}  o  exttt{L}$	mov %rbp %rsp	
	pop %rbp	

(which simplifies when m = 0)

	:
	param. <i>n</i>
	:
	param. 7
	return addr.
%rbp $ ightarrow$	old %rbp
	local 1
	•
$ ext{\%rsp}  ightarrow$	local <i>m</i>
	:

# Translating ERTL to LTL

#### To translate a function f

- 1. make the liveness analysis
- 2. build the interference graph
- 3. color it
- 4. deduce the value of m
- 5. translate ERTL instructions to LTL

For the factorial, we get the following LTL code:

```
fact()
                            L20: goto
                                               -> L19
 entry: L17
                            L19: add $8 %rsp
                                               -> L18
 L17: add $-8 %rsp -> L16
                            L18: return
 -> L6
 L15: goto
                -> L14
                            L6 : add $-1 %rdi
                                               -> L5
 L14: mov %rdi %rbx -> L10
                            L5: goto
                                               -> I.13
 L10: goto
                 -> 1.9
                            L13: goto
                                               -> 1.12
 L9 : jle $1 %rbx -> L8, L7
                            L12: call fact
                                               -> L11
 L8 : mov $1 %rax
                 -> L1
                            L11: goto
                                               -> L4
 L1: goto
                 -> L22
                            L4: goto
                                               -> L3
 L22: goto
               -> L21
                            L3: goto
                                               -> I.2
 L21: mov -8(%rbp) %rbx -> L20
                            L2 : imul %rbx %rax
                                               -> T.1
```

### Phase 5: Linearization

One last step is needed: the code is still a control-flow graph and we have to produce linear assembly code.

To be precise: LTL branching instructions contain

- a label for a positive test
- another label for a negative test

while assemble branching instructions

- contain a single label for a positive test
- move to the next instruction for a negative test

### Linearization

The linearization consists in traversing the control-flow graph and outputting assembly code, while keeping track of visited labels.

For a branching instruction, we try to produce idiomatic assembly code when the negative part of the code is not yet visited.

In the worst case, we use some unconditional jump (jmp).

### Linearization

From an implementation point of view, we use two tables

- one to store visited labels
- one to store labels that are targets of jumps (we don't know that yet when the instruction is visited)

The linearization is implemented by two mutually recursive functions

- a function lin outputs code from a given label, if not yet visited, and emits a jump to that label otherwise
- a function instr outputs code for a given label and a given instruction, unconditionally

### The function lin is a mere graph traversal

- if the instruction is not yet visited, we mark it as visited and we call function instr
- otherwise we mark the label as a target and we output some unconditional jump to that label

50

The function instr outputs x86-64 code and calls lin recursively on the next label.

```
\operatorname{instr}(L_1 : \operatorname{mov} n \ d \to L) = \qquad \operatorname{output} \ L_1 : \operatorname{movq} n, \ d \\ \operatorname{call} \ \operatorname{lin}(L) \\ \operatorname{instr}(L_1 : \operatorname{load} n(r_1) \ r_2 \to L) = \qquad \operatorname{output} \ L_1 : \operatorname{movq} n(r_1), \ r_2 \\ \operatorname{call} \ \operatorname{lin}(L) \\ \operatorname{etc}.
```

The interesting case is that of a branching instruction.

We first consider the case where the negative label  $(L_3)$  is not yet visited

$${ t instr}(L_1:{ t branch}\ cc o L_2,L_3)={ t output}\ L_1:{ t jcc}\ L_2 \ { t call}\ { t lin}(L_3) \ { t call}\ { t lin}(L_2)$$

51

52

Otherwise, it may be the case that the positive label  $(L_2)$  is not yet visited and we can switch the condition

$$ext{instr}(L_1: ext{branch } cc o L_2, L_3) = egin{array}{c} ext{output } L_1: ext{j} \overline{cc} \ L_3 \ ext{call } ext{lin}(L_2) \ ext{call } ext{lin}(L_3) \ \end{array}$$

where condition  $\overline{cc}$  is the opposite of condition cc

Last, in the case where both branches have already been visited, we have no other choice than emitting some unconditional jump

$$\operatorname{instr}(L_1:\operatorname{branch}\;cc \to L_2,L_3) = egin{array}{ll} \operatorname{output}\;L_1:\operatorname{j}cc\;L_2 \\ \operatorname{output}\;\operatorname{jmp}\;L_3 \end{array}$$

Note: we can try to estimate which case will be true more often.

The code contains many goto (C while loops in the RTL phase, calling conventions in the ERTL phase, removal of mov in the LTL phase).

We now eliminate unnecessary gotos when possible

$${ t instr}(L_1:{ t goto} o L_2) = { t output jmp } L_2 ext{ if } L_2 ext{ is already visited}$$
 
$$= { t output label } L_1 ext{ call } { t lin}(L_2) ext{ otherwise}$$

and...

55

... the torment is finally over!

# voilà

57

```
fact: pushq %rbp
     movq %rsp, %rbp
     addq $-8, %rsp
     movq %rbx, -8(%rbp)
     movq %rdi, %rbx
     cmpq $1, %rbx
     ile L8
     movq %rbx, %rdi ## useless, too bad!
     addq $-1, %rdi
     call fact
     imulq %rbx, %rax
L1:
     movq -8(%rbp), %rbx
     movq %rbp, %rsp
     popq %rbp
     ret
L8:
     movq $1, %rax
           L1
      dmi
```

We could do better manually:

```
fact: cmpq $1, %rdi
                           \# x \le 1 ?
          L3
     jle
     pushq %rdi
                           # saves x on the stack
     decq %rdi
     call fact
                           # fact(x-1)
     popq %rcx
     imulq %rcx, %rax # x * fact(x-1)
     ret
I.3:
           $1, %rax
     movq
     ret
```

But it is always easier to optimize one program.


```
int fib(int n) {
   if (n <= 1) return n;
   return fib(n-2) + fib(n-1);
fib: pushq %rbp
                                     addq $-1, %rbx
     movq %rsp, %rbp
                                     movq %rbx, %rdi
     addq $-16, %rsp
                                     call fib
     movq %rbx, -16(%rbp)
                                     addg %rax, %r12
     movq %r12, -8(%rbp)
                                L6:
                                     movq %r12, %rax
     movq %rdi, %rbx
                                     movq -16(%rbp), %rbx
     cmpq $1, %rbx
                                     movq -8(\%rbp), \%r12
     ile L14
                                     movq %rbp, %rsp
     movq %rbx, %rdi
                                     popq %rbp
     addq $-2, %rdi
                                     ret
     call fib
                                L14: movq %rbx, %r12
     movq %rax, %r12
                                     jmp L6
```

## A Third Example

```
int loop(int x) {
  int r;
  r = 1;
  while (x > 1) {
    r = r * x;
    x = x - 1;
  }
  return r;
}
```

```
loop: pushq %rbp
    movq $1, %rax
T: cmpq $1, %rdi
    jg B
    popq %rbp
    ret
B: imulq %rdi, %rax
    addq $-1, %rdi
    jmp T
```


## A Third Example



```
loop: pushq %rbp
    movq $1, %rax
T: cmpq $1, %rdi
    jg B
    popq %rbp
    ret
B: imulq %rdi, %rax
    addq $-1, %rdi
    jmp T
```

## A Third Example, Improved

A better linearization, with only one branching per iteration



```
loop: pushq %rbp
    movq $1, %rax
    jmp T

B: imulq %rdi, %rax
    addq $-1, %rdi

T: cmpq $1, %rdi
    jg B
    popq %rbp
    ret
```

63

gcc and clang typically do that (though via loop unrolling instead).

### Our compiler roughly matches gcc -01

	gcc -01	mini-C
fib(42)	3,43	3,67
factorial $10^9$ with a loop	0,86	0,86
10000 times tak(18,12,6)	1,40	1,75

```
int tak(int x, int y, int z) { // Ikuo Takeuchi
  if (y < x)
    return tak(tak(x-1, y, z), tak(y-1, z, x), tak(z-1, x, y));
  return z; }</pre>
```

# Other Compiler Architectures

# Architectures of C Compilers

The architecture we used here is that of CompCert

• optimizations are implemented at the RTL level

The gcc compiler inserts some SSA language (explained later)


frontend 
$$\rightarrow$$
 SSA  $\rightarrow$  RTL  $\rightarrow \cdots$ 

and optimizations are implemented at both SSA and RTL levels

The clang compiler is built on LLVM.

This is a platform to help building optimizing compilers.

LLVM offers an intermediate language, IR, and tools to optimize and compile this language.



Example: clang

The C compiler clang is built on LLVM.

One can get the IR code with

> clang -01 -c -emit-llvm fact.c -o fact.bc

and make it readable with

> llvm-dis fact.bc -o fact.ll

```
define i32 @fact(i32) {
  %2 = icmp slt i32 %0, 2
  br i1 %2, label %10, label %3
: <label>:3:
                                             ; preds = %1
  br label %4
: <label>:4:
                                             ; preds = %3, %4
  \%5 = phi i32 [ \%7, \%4 ], [ \%0, \%3 ]
  \%6 = phi i32 [ \%8, \%4 ], [ 1, \%3 ]
  %7 = add nsw i32 %5, -1
  %8 = mul nsw i32 %5, %6
  \%9 = icmp slt i32 \%5, 3
  br i1 %9, label %10, label %4
                                             ; preds = %4, %1
: <label>:10:
  %11 = phi i32 [ 1, %1 ], [ %8, %4 ]
  ret i32 %11
```

```
define i32 @fact(i32 %x0) {
T.1:
  %x2 = icmp slt i32 %x0, 2
  br i1 %x2, label %L10, label %L3
L3:
  br label %L4
L4:
  %x5 = phi i32 [ %x7, %L4 ], [ %x0, %L3 ]
  %x6 = phi i32 [ %x8, %L4 ], [ 1, %L3 ]
  %x7 = add nsw i32 %x5, -1
  %x8 = mul nsw i32 %x5, %x6
  %x9 = icmp slt i32 %x5, 3
  br i1 %x9, label %L10, label %L4
I.10:
  %x11 = phi i32 [ 1, %L1 ], [ %x8, %L4 ]
  ret i32 %x11
```

The IR language is much like our RTL language

- pseudo-registers (%2, %5, %6, etc.)
- a control-flow graph
- high-level calls

#### But there are also differences

- it is a typed language
- the code is in SSA form (Single Static Assignement): each variable is only assigned once

72

Of course, the code we compile is likely to assign a variable multiple times.

We make use of a  $\Phi$  operator to reconcile several branches of the control-flow graph.

For instance,

```
x5 = phi i32 [ x7, L4 ], [ x0, L3 ]
```

means that %x5 receives the value of %x7 if we come from block %L4 and the value of %x0 if we come from block %L3

73

The benefits of SSA form are that we can now

- attach a property to each variable
   (e.g. to be equal to 42, to be positive, to be in [34,55], etc.)
- exploit it everywhere this variable is used

The SSA form eases many optimizations.

We get assembly code with the LLVM compiler

> 11c fact.bc -o fact.s

This phase includes

- making calling conventions explicit ( $\approx$  ERTL)
- register allocation ( $\approx$  LTL)
- linearization

This is register allocation that gets rid of  $\Phi$  operators (a few mov may be necessary).

#### > llc fact.bc -o fact.s

#### Register allocation:


%x11 %x6 %x8	%eax
%x0 %x5	%edi
%x7	%ecx

#### One can make use of LLVM to

ullet implement a new compiler for a language S with only a frontend and a translation to IR

### and/or

design and implement new optimizations, over IR



# The End!

(but a few last words)

77

# What to Retain from this Course

## Programming Languages

#### Understanding programming languages is essential to

- be a better programmer
  - have a precise execution model in mind
  - choose the right abstractions
- do research in Computer Science
  - design new programming languages
  - build tools (e.g., static analysis, formal verification)

## Programming Languages

### In particular, we explained

- how the processor works
  - what is the stack
  - what is the heap memory
  - what are registers
- different passing modes
- what is an object
- what is a closure

## Programming Languages

#### Even if sometimes briefly, we have seen

- OCAML
- JAVA
- X86-64 assembly
- Pascal
- C++
- (
- Python
- Logo

## Compilation

### Compilation involves

- many different techniques
- in several steps, mostly orthogonal

The majority of these techniques can be reused in contexts other than machine code production, such as

- computational linguistics (LLMs)
- machine assisted verification
- databases queries

### Compilation Also Means...

Many other aspects we did not have the time to explore

module systems common sub-expressions program transformations abstract interpretation aliasing analysis loop unrolling interprocedural analysis memory caches pipeline logic programming just in time compilation (JITs) instructions scheduling etc.



Everything you have seen and used is realistic compilers engineering.

In the end...

There are no good programming languages,

only good programmers