31:2 5		19:1 5 14:12 11:7	6: 0	_			- 1	1	1	1	1	1						RI	ISC-V int	eger instructio	ns					
funct7	rs2	rs1 funct3 rd	ор	R-Ty			- 1	14	B 4	2	B 4	2	op	p	funct3	funct7	Type	Instruction		Description			Operation			_
imm ₁₁₀		rs1 funct3 rd	ор	I-Typ			-	- 13	mmediate	minedian	mmediate	immediate	00	000011 (3)	000	-	Ī	lb rd, imm(rs1)		load byte			rd = SignExt([Add	fress]	o)	
imm ₁₁₅	rs2	rs1 funct3 imm ₄₀	op	S-Ty	pe		1	S 8				Ē	00	000011 (3)	001	-	1	Ih rd, imm(rs1)		load half			rd = SignExt([Add		5:0)	
imm _{12,10:5}	rs2	rs1 funct3 imm _{4:1,11}	op	В-Ту	pe			Nescription				2	00	000011 (3)	010	-	ı	lw rd, imm(rs1)		load word			rd = [Address		1.0	
imm _{31:12}		rd	op	U-Ty	рe			ğ l	åb.		g	sidued	00	000011 (3)	100	-	ı	lbu rd, imm(rs1)		load byte unsi	gned		rd = ZeroExt([Add	iress]	o)	
imm _{20,10:1,1}	11,19:12	rd	op	J-Ty	ре		ď	1				Ĕ	00	000011 (3)	101	-	1	lhu rd, imm(rs1)		load half unsig	ned		rd = ZeroExt([Add	dress]	5:0)	_
fs3 funct	d2 fs2	fs1 funct3 fd	op	R4-T	ype	9	-	1	12-01	10.7	10-51	-	00	010011 (19)	000	-	ı	addi rd, rs1, imm		add immediate	е		rd = rs1 + SignEx			_
5 bits 2 bits	its 5 bits	5 bits 3 bits 5 bits	7 bits	_			-						00	010011 (19)	001	00000000	1	slli rd, rs1, uimm		shift left logica	l immedi	iate	rd = rs1 << uimm	1		
		ruction formats						8 -	ء ا -	0 0	ء I a	,	00	010011 (19)	010	-	ı	slti rd, rs1, imm		set less than in	nmediate	2	rd = (rs1 < !	SignExt(imm))		_
		oe, I-type: immediate	Э,				۴	<u> </u>					00	010011 (19)	011	-	1	sltiu rd, rs1, imm		set less than in	nm. unsig	ned	rd = (rs1 < !	SignExt(imm))		_
S-type: stor							ı	ı		1	١,		00	010011 (19)	100	-	1	xori rd, rs1, imm		xor immediate			rd = rs1 ^ SignE	ct(imm)		_
		ediate, J-type: jump ting point operation					-			1 2	<u>- }</u>	8		010011 (19)	101	00000000		srli rd, rs1, uimm		shift right logic		diate	rd = rs1 >> uimm	1		_
na-type. a	reg iloa	ting point operation					_			1	- -	-	_	010011 (19)	101	0100000 *		srai rd, rs1, uimm		shift right arith			rd = rs1 >>> uimi	m		_
							Ĕĺ			ē	8	N	-	010011 (19)	110	-	1	ori rd. rs1. imm		or immediate			rd = rs1 SignEx	t(imm)		
	HIS	SC-V register set				3	8			1	E §	2		010011 (19)	111	-	i	andi rd, rs1, imm		and immediate	p		rd = rs1 & SignEx			_
Name R	Reg. No	Use					Ĕ	1	;	- 1		12	-	010111 (23)	-	-	U	auipc rd, upimm		add upper imr		o PC	rd = {upimm, 12	'b0) + PC		_
	x0	Constant value 0				1	immsic encoding	1	- [}	(L': L'])	(1) [100/25], [108/[11/2], 1 DO)	ġ	_	100011 (35)	000	-	5	sb rs2, imm(rs1)		store byte	uic ti		[Address] 70 =			_
						9	ĔΙ	1	1			1		100011 (35)	001	-	5	sh rs2, imm(rs1)		store byte				= rs2 _{15:0}		_
ra :	x1	Return address				1	⊑	Ι.		2	2 3	2		100011 (35)	010	_	5	sw rs2, imm(rs1)		store word			[Address] 310			_
sp :	x2	Stack pointer					-	18	()	8	2 2	Ň	_	110011 (51)	000	0000000	R	add rd, rs1, rs2		add			rd = rs1 + rs2	132		_
gp 1	x3	Global pointer					-	1	Instr[31:20]	marrial (Ca),	mstr[/],	20	-	110011 (51)	000	0100000	R	sub_rd, rs1, rs2		sub			rd = rs1 — rs2			_
-							- 1	13	1			2	_	110011 (51)	000	0000000	R	sll rd, rs1, rs2		shift left logica	d		rd = rs1 << rs2	4:0		_
tp :	x4	Thread pointer					-					4	-	110011 (51)	010	0000000	R	slt rd, rs1, rs2	_	set less than	11		rd = (rs1 <			_
t0-2	x5-7	Temporary registers					-	15	<u> </u>	3 5	<u> </u>	Ē	_	110011 (51)	011	0000000	R	sltu rd, rs1, rs2		set less than u	neinnad		rd = (rs1 <			_
s0/fp	хВ	Saved reg/Frame poi	inter				Ι.	۽ ا۔	Ė				_	110011 (51)	100	0000000	R	xor rd, rs1, rs2		XOF	isigiieu		rd = rs1 ^ rs2	32)		
s1 :	x9	Saved register					- 1	mmex	((zolasalori))	((columnia))	((ZO(INSE[31]))	((Iclasalo))		110011 (51)	101	0000000	R	srl rd, rs1, rs2		shift right logic	en!		rd = rs1 >> rs2	4:0		_
								Ē }	ğ §			Š	_	110011 (51)	101	0100000	R	sra_rd, rs1, rs2		shift right arith			rd = rs1 >>> rs2			
a0-1	x10-11	Function arg/Return v	values				- 13	Š					-	110011 (51)	110	0000000	R	or rd. rs1, rs2	_	or	imeuc		rd = rs1 rs2	40		_
a2-7	x12-17	Function arguments						umsic S	٦l.	٠١,	<u>.</u> اءِ		_	110011 (51)	111	0000000	R	and rd, rs1, rs2	_	and			rd = rs1 & rs2			_
e2-11	x18-27	Saved registers					1	= 8	3 3	9 9	= +	-	_	110111 (55)	1111	0000000	U	lui rd, upimm		load upper im			rd = {upimm, 12'b	01		_
	x28-31			.	۱ء	- 1	- 1		ш			- 1	_		000	-	В	beg_rs1, rs2, label		branch if =	mediate		if (rs1 == rs2) PC =			_
t3-6	x28-31	Temporary registers		. :	Instruction	š	9	ъ	ام		ا ا	9	™	100011 (99)	000	-	В	bne rs1, rs2, label		branch if ≠			if (rs1 == rs2) PC =			_
					Ĭŝ	ž	bed	add	gns	÷		and		100011 (99)		-		blt_rs1,rs2,label	_					PC = BTA		_
				- 1.	l S		- 1					- 1	_	100011 (99)	100	-	В		_	branch if <			. ,			
ero ——					- 1	- 1			Ш	au)			_	100011 (99)	101	-	В	bge rs1, rs2, label		branch if ≥				PC = BTA		
_	Branc	-PCSrc			-1	- 1	act)		2	£		- 1		100011 (99)	110	-	В	bltu rs1, rs2, label		branch if < un				PC = BTA		
	}	Jump		φ.	<u>.</u>		Ĭ		(subtract)	101 (set less than)				100011 (99)	111	-	В	bgeu rs1, rs2, label		branch if ≥ un				PC = BTA		
	- 1			ld l	ALUContro	(add)	(subtra	(add)	욮	ㅎ	(or)	010 (and)	_	100111 (103)	000	-	_	jalr rd, rs1, imm		jump and link	register			Ext(imm), rd = P		+
	1	ResultSrc _{1:0}		£ !	šΙ	9		e) O		1(s	2	= k	o L11	101111 (111)	-	-	J	jal rd, label		jump and link			PC = JTA,		rd = PC	+
ln.	Main Decoder	MemWrite		ALU Decoder truth table	₹	8	90	000	00	9	011	5	E	Encoded in instr	11:25, the up	per seven bits	of the is	nmediate field								
Peo —	1	— ALUSrc		je j	5	- 1	- 1		Ш			- 1					M	ain Decoder truth tal	ble					ALU	Functio	an Li
	ı	ImmSrc _{1:0}		Ş I		- 1	- 1	10				- 1	- In	struction (Opcode	RegWrite	Imn		emWrite	ResultSrc	Branch	ALUO	Jump	ALUCont	wl I	Func
[<i></i>	RegWrite		ğ [틸	×	×	01,1	=	×	×	×			•										UI20	
"	ALUC	DO _{LO}		Ä I	돐			0,0	-				- lw	v 0	000011	1	0	0 1	0	01	0	00	0	000		Ad
	1			-	lop 5 funct 7		- 1	00					SW	w 0	100011	0	0	1 1	1	жx	0	00	0	001		Subt
<u> </u>	ALU	ALLICantral		- 1	- 1								R-	-type 0	110011	1	Х	x 0	0	00	0	10	0	010		AN
	Decoder	ALUControl _{2:0}			funct3	×	×	000	000	010	110	Ξ	<u>Б</u>	eq 1	100011	0	1	0 0	0	ХX	1	01	0	011		0
	ontrol Ur	nit											I-t	type ALU 0	010011	1	0	0 1	0	00	0	10	0	101		SL
				1	ALUOp	8	9	10				k	⊖ jal	1 1	101111	1	1	1 x	0	10	0	xx	1	11	n	sra
				- 1:	# 1	- 1	- 1					r														310

Soru 2 de sra tasarımı için alu decoder ve alu function listte mavi yazıların olduğu şekilde ekleme yapmayı tasarladım. Block şemasında bir değişiklik yapmadım.