

OptiMOS[™]-T Power-Transistor





Features


- N-channel Enhancement mode
- AEC qualified
- MSL1 up to 260°C peak reflow
- 175°C operating temperature
- Green Product (RoHS compliant)
- 100% Avalanche tested

Product Summary

V _{DS}	250	V
R _{DS(on),max}	100	mΩ
I _D	17	Α

PG-TO263-3-2 PG-TO220-3-1

Туре	Package	Marking
IPB17N25S3-100	PG-TO263-3-2	3N25100
IPP17N25S3-100	PG-TO220-3-1	3N25100



Maximum ratings, at T_j =25 °C, unless otherwise specified

Parameter	Symbol	Conditions	Value	Unit
Continuous drain current	I _D	T _C =25 °C, V _{GS} =10 V	17	А
		$T_{\rm C}$ =100°C, $V_{\rm GS}$ =10 $V^{1)}$	13.3	
Pulsed drain current ¹⁾	I _{D,pulse}	T _C =25°C	68	
Avalanche energy, single pulse ¹⁾	E _{AS}	/ _D =5.4A	54	mJ
Avalanche current, single pulse	IAS	-	5.4	А
Reverse diode dv/dt	dv/dt	-	6	kV/μs
Gate source voltage	V_{GS}	-	±20	V
Power dissipation	P_{tot}	T _C =25°C	107	W
Operating and storage temperature	$T_{\rm j},T_{\rm stg}$	-	-55 +175	°C
IEC climatic category; DIN IEC 68-1	-	-	55/175/56	



Parameter	Symbol	Conditions	Values		Unit	
			min.	typ.	max.	
Thermal characteristics ¹⁾						
Thermal resistance, junction - case	$R_{ m thJC}$	-	-	-	1.4	K/W
Thermal resistance, junction - ambient, leaded	R_{thJA}	-	-	-	62	
SMD version, device on PCB	R_{thJA}	minimal footprint	-	-	62	
		6 cm ² cooling area ²⁾	-	-	40	

Electrical characteristics, at $T_{\rm j}$ =25 °C, unless otherwise specified

Static characteristics

Drain-source breakdown voltage	V _{(BR)DSS}	$V_{\rm GS}$ =0V, $I_{\rm D}$ = 1mA	250	-	-	V
Gate threshold voltage	$V_{\rm GS(th)}$	$V_{\rm DS} = V_{\rm GS}, I_{\rm D} = 54 \mu A$	2.0	3.0	4.0	
Zero gate voltage drain current	I _{DSS}	V _{DS} =250V, V _{GS} =0V	-	0.01	1	μΑ
		$V_{\rm DS}$ =250V, $V_{\rm GS}$ =0V, $T_{\rm j}$ =125°C ²⁾	-	1	100	
Gate-source leakage current	I _{GSS}	V _{GS} =20V, V _{DS} =0V	-	10	100	nA
Drain-source on-state resistance	$R_{\mathrm{DS(on)}}$	V _{GS} =10V, I _D =17A	-	85	100	mΩ



Parameter	Symbol Conditions		Values			Unit	
			min.	typ.	max.		
Dynamic characteristics ¹⁾							
Input capacitance	Ciss		-	1133	1500	pF	
Output capacitance	Coss	V _{GS} =0V, V _{DS} =25V, f=1MHz	-	480	625		
Reverse transfer capacitance	C _{rss}		-	11	23		
Turn-on delay time	$t_{d(on)}$		1	4.4	-	ns	
Rise time	t_{r}	V _{DD} =125V, V _{GS} =10V,	1	3.7	-	- - -	
Turn-off delay time	$t_{d(off)}$	$I_{\rm D}$ =17A, $R_{\rm G}$ =3.3 Ω	1	7.5	-		
Fall time	t_{f}		-	1.2	-		
Gate Charge Characteristics ^{1), 3)}							
Gate to source charge	Q _{gs}		-	5	7	nC	
Gate to drain charge	Q_{gd}	V _{DD} =200V, I _D =17A,	-	2.4	4.8		
Gate charge total	Qg	V _{GS} =0 to 10V	-	14	19		
Gate plateau voltage	$V_{ m plateau}$		-	4.6	-	V	
Reverse Diode							
Diode continous forward current ¹⁾	Is	T _C =25°C	-	-	17	Α	
Diode pulse current ¹⁾	I _{S,pulse}	7 _C -23 C	-	-	56		
Diode forward voltage	V_{SD}	V _{GS} =0V, I _F =17A, T _j =25°C	-	0.9	1.3	V	
Reverse recovery time ¹⁾	t _{rr}	$V_{\rm R}$ =125V, $I_{\rm F}$ =17A, ${\rm d}i_{\rm F}/{\rm d}t$ =100A/ μ s	-	120	-	ns	
Reverse recovery charge ¹⁾	Q _{rr}		-	525	-	nC	

¹⁾ Defined by design. Not subject to production test.

 $^{^{2)}}$ Device on 40 mm x 40 mm x 1.5 mm epoxy PCB FR4 with 6 cm2 (one layer, 70 μ m thick) copper area for drain connection. PCB is vertical in still air.

³⁾ Devices thermal performance determined according to EIA JESD 51-14

[&]quot;Transient Dual Interface Test Method For The Measurement Of The Thermal Resistance"




1 Power dissipation

$P_{\text{tot}} = f(T_{\text{C}}); V_{\text{GS}} \ge 6 \text{ V}$

125 100 75 50 25 0 0 100 150 200 T_C [°C]

2 Drain current

$$I_D = f(T_C); V_{GS} \ge 6 \text{ V}; SMD$$



3 Safe operating area


$$I_D = f(V_{DS}); T_C = 25 \,^{\circ}C; D = 0; SMD$$


parameter: t_p

4 Max. transient thermal impedance

$$Z_{\rm thJC} = f(t_{\rm p})$$

parameter: $D=t_p/T$







5 Typ. output characteristics

 $I_D = f(V_{DS}); T_j = 25 °C; SMD$


parameter: $V_{\rm GS}$

68 51 51 17 0 0 6 12 18 24 30 V_{DS} [V]

6 Typ. drain-source on-state resistance

 $R_{DS(on)} = f(I_D); T_j = 25 \text{ °C}; SMD$

parameter: V_{GS}




7 Typ. transfer characteristics


 $I_{\rm D} = f(V_{\rm GS}); V_{\rm DS} = 25V$

parameter: T_i

8 Typ. drain-source on-state resistance

$$R_{DS(on)} = f(T_j); I_D = 17 A; V_{GS} = 10 V; SMD$$








9 Typ. gate threshold voltage


 $V_{GS(th)} = f(T_j); V_{GS} = V_{DS}$

parameter: I_D

10 Typ. capacitances

 $C = f(V_{DS}); V_{GS} = 0 V; f = 1 MHz$





11 Typical forward diode characteristicis


 $IF = f(V_{SD})$


parameter: T_i

12 Avalanche characteristics

 $I_{AS} = f(t_{AV})$

parameter: T_{i(start)}








13 Avalanche energy


$E_{AS} = f(T_i)$

parameter: I_D

14 Drain-source breakdown voltage

$$V_{BR(DSS)} = f(T_j); I_D = 1 \text{ mA}$$







15 Typ. gate charge

 $V_{GS} = f(Q_{gate}); I_D = 17 A pulsed$

parameter: $V_{\rm DD}$



16 Gate charge waveforms





Published by Infineon Technologies AG 81726 Munich, Germany

© Infineon Technologies AG 2012 All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision History

Version	Date		Changes
Revision 1.0		18.10.2012	Final Data Sheet
Revision 1.1		12.05.2013	Update of diagram 5 and 6