INTRODUCTION


The KS0108B is a LCD driver LSI with 64 channel output for dot matrix liquid crystal graphic display system. This device consists of the display RAM, 64 bit data latch 64 bit drivers and decoder logics. It has the internal display RAM for storing the display data transferred from a 8 bit micro controller and generates the dot matrix liquid crystal driving signals corresponding to stored data. The KS0108B composed of the liquid crystal display system in combination with the KS0107B (64 common driver)

FEATURES

- Dot matrix LCD segment driver with 64 channel output
- Input and Output signal
- Input: 8 bit parallel display data Control signal from MPU Splitted bias voltage (V1R, V1L, V2R, V2L, V3R. V3L, V4R, V4L)
- Output: 64 channel waveform for LCD driving.
- Display data is stored in display data RAM from MPU.
- Interface RAM
- Capacity: 512 bytes (4096 bits)
- RAM bit data: RAM bit data = 1:ON RAM bit data- = 0:OFF Applicable LCD duty: 1/32~1/64
- LCD driving voltage: 8V~17V(V_{DD}-V_{EE})
- Power supply voltage: + 5V±10%


	Dri	Controller	
I	COMMON	SEGMENT	
ſ	KS0107B	Other KS0108B	MPH

- High voltage CMOS process.
- 100QFP and bare chip available.






BLOCK DIAGRAM





64CH SEGMENT DRIVER FOR DOT MATRIX LCD





KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD

PIN DESCIPTION

3	PIN (NO)	SYMBOL	INPUT/OUTPUT	DESCRIPTION					
For LĈD driver circuit	_		Power	For internal logic circuit (+5V±10%)					
Vss=0V, Vpo=5V ₁ k10% Vpo-Vpc=8V-17V									
Vest and Vest is connected by the same voltage.	73, 8	V _{EE1.2}							
74, 7									
Select Level									
Select Level Non-Select Level			Power	Bias supply voltage terminals to drive the LCD.					
VSL, V5R				Salact Lavel Non-Salact Lavel					
92 CS1B 91 CS2B 90 CS3									
Solution	73,0	VOL, VOIC		νου(π), νου(π) νου(π)					
90 CS3 The terminals have to be CS1B=L, CS2B=L, and CS3=H. 2	92	CS1B	Input	Chip selection					
2 M Input Alternating signal input for LCD driving. 1 ADC Input Address control signal of Y address counter. ADC=H→DB<0:7>=63→Y63→S64 ADC=L→DB<0:7>=0→Y63→S64 DB<0:7>=63→Y0→S1 DB<0:7>=7>=7>=7>=70 DB<0:7>=7>=7>=70 DB<0:7>=7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=7>=70 DB<0:7>=70 DB<0:7 -70 DB<0:									
1 ADC Input Address control signal of Y address counter. ADC=H→DB<0:7>=0→Y0→S1 DB<0:7>=0→Y63→S64 ADC=L→DB<0:7>=0→Y63→S64 ADC=L→DB<0:7>=0→Y63→S64 DB<0:7>=63→Y0→S1 Synchronous control signal. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal. Presets the 6-bit Z counter and syncronizes the common signal. Presets the 6-bit Z counter and syncronizes the common signal when the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal when the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal when the frame signal becomes high. Presets the 6-bit Z counter and syncronizes the common signal when the frame signal becomes high.									
ADC=H→DB<0:7>=0→Y0→S1 DB<0:7>=63→Y63→S64 ADC=L→DB<0:7>=0→Y63→S64 DB<0:7>=63→Y0→S1 100 FRM Input Synchronous control signal. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. 99 E Input Enable signal. Write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98 CLK1 Input 2 phase clock signal for internal operation. Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. R/W=L;æDisplay data bus.									
DB<0:7>=63→Y63→S64 ADC=L→DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=63→Y0→S1 DB<0:7>=64 DB<0:7>=7>=64 DB<0:7>=7>=64 DB<0:7>=64 DB<0:7>=64 DB<0:7>=64 DB<0:7>=7>=65 DB0~DB7 DB0/U0tput DB<0:7>=64 DB00-DB7 D	1	ADC	Input	j					
ADC=L→DB<0:7>=0→Y63→S64 DB<0:7>=0→Y63→S64 DB<0:7>=63→Y0→S1 100 FRM Input Synchronous control signal. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. 99 E Input Enable signal. write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98 CLK1 Input 2 phase clock signal for internal operation. Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;ix*Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. R/W=L;ix*Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H.									
DB<0:7>=63→Y0→S1 100 FRM Input Synchronous control signal. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. 99 E Input Enable signal. write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98 CLK1 Input 2 phase clock signal for internal operation. Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79-86 DB0-DB7 Input/Output Data bus.									
Synchronous control signal. Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high.									
Presets the 6-bit Z counter and syncronizes the common signal with the frame signal when the frame signal becomes high. 99 E Input Enable signal. Write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98 CLK1 Input 2 phase clock signal for internal operation. 97 CLK2 RAM data and others. 96 CL Input Display synchronous signal. Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;@Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79-86 DB0~DB7 Input/Output Data bus.									
frame signal when the frame signal becomes high.	100	FRM	Input						
E									
write mode (R/W=L) → data of DB<0:7> is latched at the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98	00		Innut						
the falling edge of E. read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98	99	L	iliput						
read mode (R/W=H) → DB<0:7> appears the reading data while E is at high level. 98 CLK1 Input 2 phase clock signal for internal operation. Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;ixDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.									
98 CLK1 Input 2 phase clock signal for internal operation. 97 CLK2 Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;ix*Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.									
98 CLK1									
97 CLK2 Used to execute operations for input/output of display RAM data and others. 96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L₁æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79-86 DB0-DB7 Input/Output Data bus.	98	CLK1	Input						
96 CL Input Display synchronous signal. Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3+H. R/W=L₁ixDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.	97	CLK2		Used to execute operations for input/output of display					
Display data is latched at rising time of the CL signal and increments the Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L _i æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.				RAM data and others.					
Z-address counter at the CL falling time. 95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L;@Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.	96	CL	Input						
95 RS Input Data or Instruction. RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L₁¡¡¡Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79-86 DB0-DB7 Input/Output Data bus.									
RS=H→DB<0:7>: Display RAM Data RS=L→DB<0:7>: Instruction Data 94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L₁æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79-86 DB0-DB7 Input/Output Data bus.									
RS=L→DB<0:7>: Instruction Data RS=L→DB<0:7>: Instruction Data Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L₁æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. DB0~DB7 Input/Output Data bus.	95	RS	Input						
94 R/W Input Read or Write. R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L _{ix} Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.				' '					
R/W=H → Data appears at DB<0:7> and can be read by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L _i æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.		D							
by the CPU while E=H, CS1B=L, CS2B=L and CS3=H. R/W=L _i æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.	94	R/W	Input	1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					
and CS3=H. R/W=L _i æDisplay data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.									
R/W=L _{iæ} Display data DB<0:7> can be written at falling of E when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.									
when CS1B=L, CS2B=L and CS3=H. 79~86 DB0~DB7 Input/Output Data bus.									
79~86 DB0~DB7 Input/Output Data bus.									
	79~86	DB0~DB7	Input/Output						
	, , , , ,	200 201	par o aipar	There state I/O common terminal.					



64CH SEGMENT DRIVER FOR DOT MATRIX LCD

PIN DESCRIPTION (continued)

PIN (NO)	NAME	INPUT/OUTPUT		DESCRIPTION						
72~9	S1~S64	Output	LCD Segment driver output. Display RAM data 1:ON Display RAM data 0:OFF (Relation of display RAM data & M)							
			М	DATA	Output Level]				
			L	L	V ₂					
				Н	V ₀					
			Н	L	V ₃					
				Н	V_5					
93	RSTB	Input	Reset signal. When RSTB=L, (1) ON/OFF register becomes set by 0. (display off) (2) Display start line register becomes set by 0 (Z-address 0 set, display from line 0) After releasing reset, this condition can be changed only by instruction.							
87~89	NC		No connection.(o		get ey	,				

MAXIMUM ABSOLUTE LIMIT

Characteristic	Symbol	Value	Unit	Note
Operating Voltage	V_{DD}	-0.3~+7.0	V	*1
Supply Voltage	V_{EE}	V _{DD} -19.0~V _{DD} +0.3	V	*4
Driver Supply Voltage	V_B	-0.3~V _{DD} +0.3	V	*1,3
	V_{LCD}	V _{EE} -0.3~V _{DD} +0.3	V	*2
Operating Temperature	T _{OPR}	-30~+85	°C	
Storage Temperature	T _{STG}	-55~+125	°C	



^{*1.} Based on V_{SS}=0V.

*2. Applies the same supply voltage to V_{EE1} and V_{EE2}. V_{LCD}=V_{DD}-V_{EE}.

*3. Applies to M, FRM, CL, RSTB, ADC, CLK1, CLK2, CS1B, CS2B, CS3, E, R/W, RS and DB0-DB7.

*4. Applies V0L(R), V2L(R), V3L(R) and V5L(R).

Voltage level: V_{DD}≥V0L=VOR≥V2L=V2R≥V3L=V3R≥V5L=V5R≥V_{EE}.

64CH SEGMENT DRIVER FOR DOT MATRIX LCD

ELECTRICAL CHARACTERISTICS

 $\textbf{DC Characteristics}(V_{DD} = 4.5 \sim 5.5 \text{V}, \ V_{SS} = 0 \text{V}, \ V_{DD} - V_{EE} = 8 \sim 17 \text{V}, \ T_a = -30 \sim +85 ^{\circ} \text{C})$

Characteristic	Symbol	Condition	Min	Тур	Max	Unit	Note
Input High Voltage	V _{IH1}	-	$0.7V_{DD}$	-	V_{DD}	V	*1
	V_{IH2}	-	2.0	-	V_{DD}	V	*2
Input Low Voltage	V_{IL1}	-	0	-	$0.3V_{DD}$	V	*1
	V_{IL2}	-	0	-	0.8	V	*2
Output High Voltage	V _{OH}	I _{OH} =-200μA	2.4	-	-	V	*3
Output Low Voltage	V _{OL}	I _{OL} =1.6mA	-	-	0.4	V	*3
Input Leakage Current	I_{LKG}	$V_{IN}=V_{SS}\sim V_{DD}$	-1.0	-	1.0	μΑ	*4
Three-state(OFF) Input Current	I _{TSL}	$V_{IN}=V_{SS}\sim V_{DD}$	-5.0	-	5.0	μΑ	*5
Driver Input Leakage Current	I _{DIL}	$V_{IN}=V_{EE}\sim V_{DD}$	-2.0	-	2.0	μΑ	*6
Operating Current	I _{DD1}	During Display	-	-	100	μΑ	*7
	I _{DD2}	During Access Access Cycle=1MHz	-	1	500	μΑ	*7
On Resistance	R _{ON}	V _{DD} -V _{EE} =15V i ³ 4l _{LOAD} =0.1mA	-	-	7.5	ΚΩ	*8

- *1. CL, FRM, M, RSTB, CLK1, CLK2
 2. CS1B, CS2B, CS3, E, R/W, RS, DB0~DB7
 3. DB0~DB7
 4. Excepted DB0~DB7
 5. DB0~DB7 at High Impedance
 6. V0L(R), V2L(R), V3L(R), V5L(R)
 7. 1/64 duty, FCLK=250KHZ, Frame Frequency=70HZ, Output: No Load
 8. V_{DD}~V_{EE}=15.5V
 V0L(R)>V2L(R)=V_{DD}-2/7 (V_{DD}-V_{EE})>V3L(R)=V_{EE}+2/7(V_{DD}-V_{EE})>V5L(R)

AC Characteristics($V_{DD}=5V\pm10\%,\ V_{SS}=0V,\ T_a=-30^{\circ}C\sim+85^{\circ}C$)

(1) Clock Timing

Characteristic	Symbol	Min	Тур	Max	Unit
CLK1, CLK2 Cycle Time	t _{CY}	2.5	-	20	μS
CLK1 'LOW' Level Width	t _{WL1}	625	-	-	
CLK2 'LOW' Level Width	t _{WL2}	625	-	-	
CLK1 'HIGH' Level Width	t _{WH1}	1875	-	-	ns
CLK2 'HIGH' Level Width	t _{WH2}	1875	-	-	
CLK1-CLK2 Phase Difference	t _{D12}	625	-	-	
CLK2-CLK1 Phase Difference	t _{D21}	625	-	-	
CLK1, CLK2 Rise Time	t _R	-	-	150	
CLK1, CLK2 Fall Time	t _F	-	-	150	



64CH SEGMENT DRIVER FOR DOT MATRIX LCD




Fig 1. External clock waveform

(2) Display Control Timing

(=) = 10 pts									
Characteristic	Symbol	Min	Тур	Max	Unit				
FRM Delay Time	t _{DF}	-2	-	+2	us				
M Delay Time	t _{DM}	-2	-	+2	us				
CL 'LOW' Level Width	t _{WL}	35	-	-	us				
CL 'HIGH' Level Width	tw⊔	35	-	-	us				




Fig 2. Display control signal waveform



((3)	MPU	Interface
٨		,	IIIICIIacc

(4) 5										
Chatacteristic	Symbol	Min	Тур	Max	Unit					
E Cycle	t _C	1000	-	-	ns					
E High Level Width	t _{WH}	450	-	-	ns					
E Low Level Width	t _{WL}	450	-	-	ns					
E Rise Time	t _R	-	-	25	ns					
E Fall Time	t _F	-	-	25	ns					
Address Set-Up Time	t _{ASU}	140	-	-	ns					
Address Hold Time	t _{AH}	10	-	-	ns					
Data Set-Up Time	t _{SU}	200	-	-	ns					
Data Delay Time	t_D	-	-	320	ns					
Data Hold Time (Write)	t _{DHW}	10	-	-	ns					
Data Hold Time (Read)	t _{DHR}	20	-	-	ns					




Fig 3. MPU write timing



KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD





Fig 3. MPU write timing



APPLICATION CIRCUIT

1.1/64 duty common driver(KS0107B) interface circuit





64CH SEGMENT DRIVER FOR DOT MATRIX LCD

OPERATING PRINCIPLES & METHODS

1. I/O Buffer

Input buffer controls the status between the enable and disable of chip. Unless the CS1B to CS3 is in active mode, Input or output of data and instruction does not execute. Therefore internal state is not change. But RSTB and ADC can operate regardless CS1B-CS3.

2. Input register

Input register is provided to interface with MPU which is different operating frequency. Input register stores the data temporarily before writing it into display RAM.

When CS1B to CS3 are in the active mode, R/W and RS select the input register. The data from MPU is written into input register. Then Writing it into display RAM. Data latched for falling of the E signal and write automatically into the display data RAM by internal operation.

3. Output register

Output register stores the data temporarily from display data RAM when CS1B, CS2B, CS3 is in active mode and R/W and RS=H, stored data in display data RAM is latched in output register. When CS1B to CS3 is in active mode and R/W=H, RS=L, status data (busy check) can read out.

To read the contents of display data RAM, twice access of read instruction is needed. In first access, data in display data RAM is latched into output register. In second access, MPU can read data which is latched. That is, to read the data in display data RAM, it needs dummy read. But status read is not needed dummy read.

RS	R/W	Function
L	L	Instruction
	Н	Status read (busy check)
Н	L	Data write (from input register to display data RAM)
	Н	Data read (from display data RAM to output register)

4 Reset

Reset can be initialized system by setting RSTB terminal at low level when turning power on, receiving instruction from MPU. When RSTB becomes low, following procedure is occured.


- 1 Display off
- 2. Display start line register become set by 0.(Z-address 0)

While RSTB is low, any instruction except status read can be accepted. Reset status appers at DB4. After DB4 is low, any instruction can be accepted.

The Conditions of power supply at initial power up are shown in table 1.

Table 1. Power Supply Initial Conditions

Item	Symbol	Min	Тур	Max	Unit
Reset Time	t _{RS}	1.0	-	-	us
Rise Time	t _R	-	-	200	ns






64CH SEGMENT DRIVER FOR DOT MATRIX LCD

5. Busy flag

Busy flag indicates that KS0108B is operating or no operating. When busy flag is high, KS0108B is in internal operating. When busy flag is low, KS0108B can accept the data or instruction. DB7 indicates busy flag of the KS0108B.



The display on/off flip-flop makes on/off the liquid crystal display. When flip-flop is reset (logical low), selective voltage or non selective voltage appears on segment output terminals. When flip-flop is set (logic high), non selective voltage appears on segment output terminals regardless of display RAM data.

The display on/off flip-flop can changes status by instruction. The display data at all segment disappear while RSTB is low.

The status of the flip-flop is output to DB5 by status read instruction.

The display on/off flip-flop synchronized by CL signal.

7. X Page Register

X page register designates page of the internal display data RAM. It has not count function. An address is set by instruction.

8. Y address counter

Y address counter designates address of the internal display data RAM. An address is set by instruction and is increased by 1 automatically by read or write operations of display data.

9. Display Data RAM

Display data RAM stores a display data for liquid crystal display. To express on state dot matrix of liquid crystal display, write data 1. The other way, off state writes 0.

Display data RAM address and segment output can be controlled by ADC signal.

ADC=H_{¢1} DB<0:7>=0 - Y-address 0 - A0 - S1 DB<0:7>=63 - Y-address 63 - A63 - S64 ADC=L¢; DB<0:7>=0 ~ Y-address 63 - A63 - S64 DB<0:7>=63 ~ A0 - S1 ADC terminal connect the V_{DD} or V_{SS}.

10. Display Start Line Register

The display start line register indicates of display data RAM to display top line of liquid crystal display.

Bit data (DB<0:5>) of the display start line set instruction is latched in display start line register. Latched data is transferred to the Z address counter while FRM is high, presetting the Z address counter.

It is used for scrolling of the liquid crystal display screen.




DISPLAY CONTROL INSTRUCTION

The display control instructions control the internal state of the KS0108B. Instruction is received from MPU to KS0108B for the display control. The following table shows various instructions.

Instruction	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	Function
Display ON/OFF	L	_	L	_	I	Ħ	Ħ	Н	Ħ	L/H	Controls the display on or off. Internal status and display RAM data is not affected. L:OFF, H:ON
Set Address	L	L	L	Н		Υa	ddress	(0~63)			Sets the Y address in the Y address counter.
Set Page (X address)	L	L	Η	L	Н	Н	Н	Page (0~7)			Sets the X address at the X address register.
Display Start Line	L	L	Η	Η		1		y start line ∼63)			Indicates the display data RAM displayed at the top of the screen.
Status Read	L	I	B ⊃ 0 ≻		0 N / 0 F F	RESET	L	L	L	L	Read status. BUSY L: Ready H: In operation ON/OFF L: Display ON H: Display OFF RESET L: Normal H: Reset
Write Display Data	Н	L			Write Data				Writes data (DB0:7) into display data RAM. After writing intruction, Y address is increased by 1 automatically.		
Read Display Data	Н	Ħ				Read Data					Reads data (DB0:7) from display data RAM to the data bus.




2. Timing diagram (1/64 duty)






3. LCD Panel interface application circuit





PAD DIAGRAM





KS0108B 64CH SEGMENT DRIVER FOR DOT MATRIX LCD

PAD LOCATION

PAD NUMBER	PAD NAME	COORDINATE		PAD	PAD	COORDINATE		PAD	PAD	COORDINATE	
		Х	Υ	NUMBER	NAME	Х	Y	NUMBER	NAME	Х	Y
1	ADC	-1140	1845	35	S38	-687	-1845	69	S4	1882	791
2	М	-1275	1845	36	S37	-562	-1845	70	S3	1882	916
3	VDD	-1410	1845	37	S36	-437	-1845	71	S2	1882	1041
4	V3R	-1882	1809	38	S35	-312	-1845	72	S1	1882	1166
5	V2R	-1882	1684	39	S34	-187	-1845	73	VEE1	1882	1310
6	V5R	-1882	1559	40	S33	-62	-1845	74	V0L	1882	1435
7	V0R	-1882	1434	41	S32	62	-1845	75	V5L	1882	1559
8	VEE2	-1882	1309	42	S31	187	-1845	76	V2L	1882	1684
9	S64	-1882	1165	43	S30	312	-1845	77	V3L	1882	1809
10	S63	-1882	1040	44	S29	437	-1845	78	VSS	1412	1845
11	S62	-1882	915	45	S28	562	-1845	79	DB0	1277	1845
12	S61	-1882	790	46	S27	687	-1845	80	DB1	1142	1845
13	S60	-1882	665	47	S26	812	-1845	81	DB2	1007	1845
14	S59	-1882	540	48	S25	937	-1845	82	DB3	882	1845
15	S58	-1882	415	49	S24	1062	-1845	83	DB4	757	1845
16	\$57	-1882	290	50	S23	1187	-1845	84	DB5	632	1845
17	S56	-1882	165	51	S22	1487	-1845	85	DB6	507	1845
18	S55	-1882	40	52	S21	1882	-1379	86	DB7	382	1845
19	S54	-1882	-84	53	S20	1882	-1239	87		NC	
20	S53	-1882	-209	54	S19	1882	-1099	88		NC	
21	S52	-1882	-334	55	S18	1882	-959	89		NC	•
22	S51	-1882	-459	56	S17	1882	-834	90	CS3	245	1845
23	S50	-1882	-584	57	S16	1882	-709	91	CS2B	120	1845
24	S49	-1882	-709	58	S15	1882	-584	92	CS1B	J -5	1845
25	S48	-1882	-834	59	\$14	1882	-459	93	RSTB	-130	1845
26	S47	-1882	-959	60	S13	1882	-334	94	R/W	-255	1845
27	S46	-1882	-1099	61	S12	1882	-209	95	RS	-380	1845
28	S45	-1882	-1239	62	S11	1882	-84	96	CL	-505	1845
29	S44	-1882	-1379	63	S10	1882	41	97	CLK2	-630	1845
30	S43	-1487	-1845	64	S9	1882	166	98	CLK1	-755	1845
31	S42	-1187	-1845	65	S8	1882	291	99	Е	-880	1845
32	S41	-1062	-1845	66	S7	1882	416	100	FRM	-1005	1845
33	S40	-937	-1845	67	S6	1882	541				
34	S39	-812	-1845	68	S5	1882	666				

