

Schematics DevBoard

Revision History

[illegible]

1. Unless Otherwise Specified:
- All resistors are in ohms, 10%, 1/8 Watt, 0603
 - All capacitors are in uF, 20%, 50V, 0603
 - All voltages are DC
 - All polarized capacitors are aluminum electrolytic
2. Interrupted lines coded with the same letter or letter combinations are electrically connected.
3. Component values are in standard EIA values unless otherwise specified. Component values may vary with the manufacturer.
4. Special signal usage:
- _B Denotes - Active-Low Signal
 - <> or [] Denotes - Vectored Signals
5. Interpret diagram in accordance with American National Standards Institute specifications, current revision, with the exception of logic block symbology.


		Microcontroller Product Group 6501 William Cannon Drive West Austin, TX 78735-6596	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
Designer: <Designer>		Drawing Title: MCIMX6ULL-<u>CM</u>	
Drawn by: <Drawn by>		Page Title: Title and Rev History	
Approved: <Approved>		Size C Document Number SCH-29364 PDF: SPF-29364	
Date: Friday, February 11, 2022		Sheet 1 of 15	

i.MX6ULL EVK Block Diagram

Blcok Diagram Rev 1.0


MCIMX6ULL-BB

MPN: MCIMX6ULL-BB Agile No: 28616
MPN: MCIMX6ULL-CM Agile No: 29364






ICAP Classification: CP: _____ I/Q: X P/B: _____			
Drawing Title: MCIMX6ULL-CM			
Page Title: Block Diagram			
Size C	Document Number	SCH-29364 PDF: SPF-29364	Rev A1
Date:	Friday, February 11, 2022	Sheet 2 of 13	

DDR3/LvDDR3



Note:
CLK termination: Place R206 close to U2.



ICAP Classification: CP: ____ IUO: X PUBI: ____


Drawing Title: **MCIMX6ULL-CM**

Page Title: LvDDR3

Size C	Document Number SCH-29364 PDF: SPF-29364
-----------	---













Date:	Friday, February 11, 2022	Sheet	4	of	13
-------	---------------------------	-------	---	----	----

i.MX6ULL PWR





ICAP Classification: CP: I/Q: X PUB:			
Drawing Title: MCIMX6ULL-CM			
Page Title: CPU PWR			
Size C	Document Number SCH-29364 PDF: SPF-29364	Rev A1	
Date: Friday, February 11, 2022	Sheet 5 of 13		

MX6ULL PERI




ICAP Classification:		CP: _____	IJO: X	PUBI: _____
Drawing Title:				
MCIMX6ULL-CM				
Page Title:				
CPU PERI x1				
Size C	Document Number			Rev A1
	SCH-29364 PDF: SPF-29364			
Date:	Friday, February 11, 2022	Sheet	6 of 13	




eMMC Storage <4.51>


Option 2



NAND FLASH # Option 1



Flash Type: MLC
20nm: MT29F32G08CBAD6WP-12IT.D
25nm: MT29F32G08CBACAWP-Z.C



FUSE MAP

<Default: QSPI BOOT>								
TYPE	BOOT_CFG1[7]	BOOT_CFG1[6]	BOOT_CFG1[5]	BOOT_CFG1[4]	BOOT_CFG1[3]	BOOT_CFG1[2]	BOOT_CFG1[1]	BOOT_CFG1[0]
QSPI	0	0	0	1	Reserved		DDRSMP: "000": Default "001-111"	
WEIM	0	0	0	0	Memory Type: 0 - NOR Flash 1 - OneNAND	Reserved	Reserved	Reserved
Serial-ROM	0	0	1	1	Reserved	Reserved	Reserved	Reserved
SD/eSD	0	1	0		Fast Boot: 0 - Regular 1 - Fast Boot	SD/SDXC Speed 00 - Normal/SDR12 01 - High/SDR25 10 - SDR50 11 - SDR104	SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USOHCI_RST pad (USOHCI_0 & 4 only)	SD Loopback Clock Source Self for SDR50 and SDR104 only 0 - through SD pad 1 - direct
MMC/eMMC	0	1	1		Fast Boot: 0 - Regular 1 - Fast Boot	SD/MMC Speed 0 - High 1 - Normal	Fast Boot Acknowledge 0 - Boot Ack Enabled 1 - Boot Ack Disabled	SD Power Cycle Enable: 0 - No power cycle 1 - Enabled via USOHCI_RST pad (USOHCI_0 & 4 only)
NAND	1	BT_TOGGLEMODE			Pages in Block: 00 - 128 01 - 64 10 - 32 11 - 256	Nand Number Of Devices: 00 - 1 01 - 2 10 - 4 11 - Reserved	Nand Row address bytes: 00 - 3 01 - 2 10 - 4 11 - 5	


TYPE	BOOT_CFG2[7]	BOOT_CFG2[6]	BOOT_CFG2[5]	BOOT_CFG2[4]	BOOT_CFG2[3]	BOOT_CFG2[2]	BOOT_CFG2[1]	BOOT_CFG2[0]
QSPI	Reserved	QSPI: Half Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	ADSLT: Half Speed Delay Selection 0 - one clock delay 1 - one clock delay	QSPI: Full Speed Phase Selection 0 - select sampling at non-inverted clock 1 - select sampling at inverted clock	QSPI: Full Speed Delay Selection 0 - one clock delay 1 - one clock delay	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
WEIM		Muxing Scheme: 00 - A/D16 01 - A/DH 10 - A/DH 11 - Reserved	OneNand Page Size: 00 - 1KB 01 - 2KB 10 - 4KB 11 - Reserved		Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
Serial-ROM	Reserved	Reserved	Reserved	Reserved	Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reserved	Reserved
SD/eSD		SD Calibration Step "00" - 1 TBD	Bus Width: 0 - 1-bit 1 - 4-bit		Performance: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved	Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved
MMC/eMMC		Bus Width: 000 - 4-bit 001 - 4-bit 010 - 4-bit 011 - 4-bit 100 - 4-bit 101 - 4-bit 110 - 4-bit 111 - 4-bit	Fast Boot: 00 - eSDHC2 01 - eSDHC2 10 - Reserved 11 - Reserved		Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Reserved
NAND		Toggle Mode EMMU Preamble Delay, Read Latency: 1000 - 16 GPMICK cycles 1001 - 16 GPMICK cycles 1010 - 2 GPMICK cycles 1011 - 2 GPMICK cycles 1100 - 4 GPMICK cycles 1101 - 4 GPMICK cycles 1110 - 4 GPMICK cycles 1111 - 7 GPMICK cycles		BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Boot Frequencies (ARM/DSP) 0 - 500 / 400 MHz 1 - 250 / 200 MHz	Reset Time 0 - 12ms 1 - 25ms (LBA Nand)	Reserved

TYPE	BOOT_CFG4[7]	BOOT_CFG4[6]	BOOT_CFG4[5]	BOOT_CFG4[4]	BOOT_CFG4[3]	BOOT_CFG4[2]	BOOT_CFG4[1]	BOOT_CFG4[0]
0x450	Infini-Loop (Debug USE only) 0 - Disable 1 - Enable	EEPROM Recovery Enable "0" - Disabled "1" - Enabled	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3	SPI Addressing: 0 - 2-bytes (16-bit) 1 - 3-bytes (24-bit)			Port Select: 000 - eCSP1 001 - eCSP2 010 - eCSP3 011 - eCSP4 100 - Reserved 101 - Reserved 110 - Reserved 111 - Reserved	
0x460	L2_HW_INVALIDATE_DISABLE	Reserved	FORCE_COLD_BOOT (Reflected in SBMR2)	BT_FUSE_SEL	DIR_BT_DIS	Reserved	SEC_CONFIG[1]	Reserved
0x460	Reserved (DDR3 config options)							
0x460	JTAG_SMODE[1:0]	WDG_ENABLE "0" - Disabled "1" - Enabled	SJC_DISABLE	Reserved	Reserved	Reserved	Reserved	Reserved
0x460	Reserved	Reserved	Reserved	TZASC_ENABLE	JTAG_HEO	KTE	Reserved	DLL_ENABLE 0 - Disable DLL for SD/eMMC 1 - Enable DLL for SD/eMMC
0x470	DLL Override: 0 - DLL Slave Mode for SD/eMMC 1 - DLL Override Mode for SD/eMMC	Reserved	SD2 VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	Reserved	Disable SDRAM Manufacture mode 0 - Enable 1 - Disable	L1 I-Cache DISABLE	BT MMU DISABLE	Override Pad Settings (using PAD_SETTINGS value)
0x470	Reserved for unexpected requirements	eMMC 4.4 - RESET TO PRE-IDLE STATE	Override HYS bit for SD/MMC pads	USOHCI_PAD_PULL_DOWN 0 - no action 1 - pull down	ENABLE_EMMC_22K_PULLUP 0 - no action 1 - 22K pullup	ADD_DS_SET_GPR1_16 0 - Set 1 - Don't set	USOHCI_IOMUX_SION_BIT_ENABLE 0 - Disable 1 - Enable	LEUSOHCI_IOMUX_SRE Enable 0 - Disable 1 - Enable
0x470	USOHCI_CMD_OE_PRE_EN (SD/MMC debug)	LPB_BOOT (Core / DDR - Bus) "00" - LPB Disable "01" - 1 GHz (def freq) "10" - Div by 2 "11" - Div by 4		BT_LPB_POLARITY (GPIO polarity)		POWER_MNG_CFG (LDO's DCDC's) (Reserved - NOT USED)		
0x470	Override NAND Pad Settings (using PAD_SETTINGS value)	MMC_DLL_DLY[6:0] Delay target for SD/eMMC DLL, it is applied to slave mode target delay or override mode target delay depends on DLL Override fuse bit value.						

NAND MT29F32G08CBACA

1 page = (4K + 224) bytes
1 block = (4K + 224) bytes x 256 pages
= (1024K + 56K) bytes
1 plane = (1024K + 56K) bytes x 2048
blocks
= 17.280Mb
1 LUN = 17.280Mb x 2 planes
= 34.560Mb








Boot Configuration



BMODE[1:0]	BOOT TYPE
00	Boot From Fuses
01	Serial Downloader
10	Internal Boot (Development)
11	Reserved



i.MX6ULL				
PWR Rail	MIN	TYP	MAX	CURR
VDD_SNVS_IN	2.4	3	3.6	276uA
VDD_HIGH_IN	2.8	3	3.6	125mA
VDD_ARM_IN	0.9	1.275	1.5	400mA
VDD_SOC_IN	0.9	1.275	1.5	500mA
NVCC_DRAM	1.425	1.5	1.575	50mA
	1.283	1.35	1.45	
	1.14	1.2	1.3	
NVCC_XXX	1.65	1.8(2.5/3.3)	3.6	
VDDA_ADC_3P3	3	3.3	3.6	
USB_OTG1_VBUS	4.4	5	5.25	50mA
USB_OTG2_VBUS				



NOTE:

All pins using ~reset as harden :

PAD	Default State	Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	0 in real silicon
LCD_DATA00~LCD_DATA23	100K pull down + input enable during reset --> Output keeper + Input enable after reset done (this is boot option, we don't need change)	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
UART3_TX_DATA	Output Buffer(LOW) during reset --> Output keeper + Input enable after reset done	sjc.ipt_jta_active --> PAD	0 in real silicon
		(note : sjc.ipt_jta_active also connected to snvs_hp.sec_vio_in_1. This is security related, we don't plan to change it.)	ALT7

All pins using ~src.en_system_clk as harden :

PAD	Default State	Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	0 in real silicon

PAD	Default State	Signal Path	PAD Simulation Value
GPIO1_IO03	100K pull down + input enable during reset --> Output keeper + Input enable after reset done	PAD --> ccmsrcmix. src_tester_ack	0 in real silicon
		This is the requirement of TE test	ALT7

All pins using snvs_hp.snvs_sec_vio_in_5_en as harden :

PAD	Default State	Simulation Value
CSI_PIXCLK	Output keeper + Input enable (snvs_sec_vio_in_5_en is 1'b0 in normal state, so harden is not triggerd in normal state). snvs_sec_vio_in_5_en is controlled by SNVS register. It can be disable or enable.	X (0 or 1 in real silicon)



i.MX6ULL IOMUX

NAME	Default	ALT0	ALT1	ALT2	ALT3	ALT4	ALT5	ALT6	ALT7	ALT8	ALT9	PAD DPU
TEST_MODE	tcu.TEST_MODE	tcu.TEST_MODE										100K PD
POR_B	src.POR_B	src.POR_B										100K PU
SNVS_PMIC_ON_REQ	snvs_ip_wrapper.SNVS_WAKEUP_ALARM	snvs_ip_wrapper.SNVS_WAKEUP_ALARM										100K PU
CMC_PMIC_STBY_REQ	cmc.PMIC_STBY_REQ	cmc.PMIC_STBY_REQ										100K PD
BOOT_MODE0	src.BOOT_MODE[0]	src.BOOT_MODE[0]										100K PD
SNVS_TAMPER0	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER1	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER2	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER3	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER4	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER5	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER6	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER7	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER8	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
SNVS_TAMPER9	snvs_ip_wrapper.SNVS_T01	snvs_ip_wrapper.SNVS_T01										100K PD
JTAG_MOD	src.JTAG_MOD	src.JTAG_MOD										100K PU
JTAG_TMS	src.JTAG_TMS	src.JTAG_TMS										100K PU
JTAG_TDO	src.JTAG_TDO	src.JTAG_TDO										100K PU
JTAG_TDI	src.JTAG_TDI	src.JTAG_TDI										100K PU
JTAG_TCK	src.JTAG_TCK	src.JTAG_TCK										100K PU
JTAG_TRST_B	src.JTAG_TRST_B	src.JTAG_TRST_B										100K PU
GPIO1_1000	gpio1.I000	gpio1.I000										100K PU
GPIO1_1001	gpio1.I001	gpio1.I001										100K PU
GPIO1_1002	gpio1.I002	gpio1.I002										100K PU
GPIO1_1003	gpio1.I003	gpio1.I003										100K PU
GPIO1_1004	gpio1.I004	gpio1.I004										100K PU
GPIO1_1005	gpio1.I005	gpio1.I005										100K PU
GPIO1_1006	gpio1.I006	gpio1.I006										100K PU
GPIO1_1007	gpio1.I007	gpio1.I007										100K PU
GPIO1_1008	gpio1.I008	gpio1.I008										100K PU
GPIO1_1009	gpio1.I009	gpio1.I009										100K PU
GPIO1_1010	gpio1.I010	gpio1.I010										100K PU
GPIO1_1011	gpio1.I011	gpio1.I011										100K PU
GPIO1_1012	gpio1.I012	gpio1.I012										100K PU
GPIO1_1013	gpio1.I013	gpio1.I013										100K PU
GPIO1_1014	gpio1.I014	gpio1.I014										100K PU
GPIO1_1015	gpio1.I015	gpio1.I015										100K PU
GPIO1_1016	gpio1.I016	gpio1.I016										100K PU
GPIO1_1017	gpio1.I017	gpio1.I017										100K PU
GPIO1_1018	gpio1.I018	gpio1.I018										100K PU
GPIO1_1019	gpio1.I019	gpio1.I019										100K PU
GPIO1_1020	gpio1.I020	gpio1.I020										100K PU
GPIO1_1021	gpio1.I021	gpio1.I021										100K PU
GPIO1_1022	gpio1.I022	gpio1.I022										100K PU
GPIO1_1023	gpio1.I023	gpio1.I023										100K PU
GPIO1_1024	gpio1.I024	gpio1.I024										100K PU
GPIO1_1025	gpio1.I025	gpio1.I025										100K PU
GPIO1_1026	gpio1.I026	gpio1.I026										100K PU
GPIO1_1027	gpio1.I027	gpio1.I027										100K PU
GPIO1_1028	gpio1.I028	gpio1.I028										100K PU
GPIO1_1029	gpio1.I029	gpio1.I029										100K PU
GPIO1_1030	gpio1.I030	gpio1.I030										100K PU
GPIO1_1031	gpio1.I031	gpio1.I031										100K PU
GPIO1_1032	gpio1.I032	gpio1.I032										100K PU
GPIO1_1033	gpio1.I033	gpio1.I033										100K PU
GPIO1_1034	gpio1.I034	gpio1.I034										100K PU
GPIO1_1035	gpio1.I035	gpio1.I035										100K PU
GPIO1_1036	gpio1.I036	gpio1.I036										100K PU
GPIO1_1037	gpio1.I037	gpio1.I037										100K PU
GPIO1_1038	gpio1.I038	gpio1.I038										100K PU
GPIO1_1039	gpio1.I039	gpio1.I039										100K PU
GPIO1_1040	gpio1.I040	gpio1.I040										100K PU
GPIO1_1041	gpio1.I041	gpio1.I041										100K PU
GPIO1_1042	gpio1.I042	gpio1.I042										100K PU
GPIO1_1043	gpio1.I043	gpio1.I043										100K PU
GPIO1_1044	gpio1.I044	gpio1.I044										100K PU
GPIO1_1045	gpio1.I045	gpio1.I045										100K PU
GPIO1_1046	gpio1.I046	gpio1.I046										100K PU
GPIO1_1047	gpio1.I047	gpio1.I047										100K PU
GPIO1_1048	gpio1.I048	gpio1.I048										100K PU
GPIO1_1049	gpio1.I049	gpio1.I049										100K PU
GPIO1_1050	gpio1.I050	gpio1.I050										100K PU
GPIO1_1051	gpio1.I051	gpio1.I051										100K PU
GPIO1_1052	gpio1.I052	gpio1.I052										100K PU
GPIO1_1053	gpio1.I053	gpio1.I053										100K PU
GPIO1_1054	gpio1.I054	gpio1.I054										100K PU
GPIO1_1055	gpio1.I055	gpio1.I055										100K PU
GPIO1_1056	gpio1.I056	gpio1.I056										100K PU
GPIO1_1057	gpio1.I057	gpio1.I057										100K PU
GPIO1_1058	gpio1.I058	gpio1.I058										100K PU
GPIO1_1059	gpio1.I059	gpio1.I059										100K PU
GPIO1_1060	gpio1.I060	gpio1.I060										100K PU
GPIO1_1061	gpio1.I061	gpio1.I061										100K PU
GPIO1_1062	gpio1.I062	gpio1.I062										100K PU
GPIO1_1063	gpio1.I063	gpio1.I063										100K PU
GPIO1_1064	gpio1.I064	gpio1.I064										100K PU
GPIO1_1065	gpio1.I065	gpio1.I065										100K PU
GPIO1_1066	gpio1.I066	gpio1.I066										100K PU
GPIO1_1067	gpio1.I067	gpio1.I067										100K PU
GPIO1_1068	gpio1.I068	gpio1.I068										100K PU
GPIO1_1069	gpio1.I069	gpio1.I069										100K PU
GPIO1_1070	gpio1.I070	gpio1.I070										100K PU
GPIO1_1071	gpio1.I071	gpio1.I071										100K PU
GPIO1_1072	gpio1.I072	gpio1.I072										100K PU
GPIO1_1073	gpio1.I073	gpio1.I073										100K PU
GPIO1_1074	gpio1.I074	gpio1.I074										100K PU
GPIO1_1075	gpio1.I075	gpio1.I075										100K PU
GPIO1_1076	gpio1.I076	gpio1.I076										100K PU
GPIO1_1077	gpio1.I077	gpio1.I077										100K PU
GPIO1_1078	gpio1.I078	gpio1.I078										100K PU
GPIO1_1079	gpio1.I079	gpio1.I079										100K PU
GPIO1_1080	gpio1.I080	gpio1.I080										100K PU
GPIO1_1081	gpio1.I081	gpio1.I081										100K PU
GPIO1_1082	gpio1.I082	gpio1.I082										100K PU
GPIO1_1083	gpio1.I083	gpio1.I083										100K PU
GPIO1_1084	gpio1.I084	gpio1.I084										100K PU
GPIO1_1085	gpio1.I085	gpio1.I085										100K PU
GPIO1_1086	gpio1.I086	gpio1.I086										100K PU
GPIO1_1087	gpio1.I087	gpio1.I087										100K PU
GPIO1_1088	gpio1.I088	gpio1.I088										100K PU
GPIO1_1089	gpio1.I089	gpio1.I089										100K PU
GPIO1_1090	gpio1.I090	gpio1.I090										100K PU
GPIO1_1091	gpio1.I091	gpio1.I091										100K PU
GPIO1_1092	gpio1.I092	gpio1.I092										100K PU
GPIO1_1093	gpio1.I093	gpio1.I093										100K PU
GPIO1_1094	gpio1.I094	gpio1.I094										100K PU
GPIO1_1095	gpio1.I095	gpio1.I095										100K PU
GPIO1_1096	gpio1.I096	gpio1.I096										100K PU
GPIO1_1097	gpio1.I097	gpio1.I097										100K PU
GPIO1_1098	gpio1.I098	gpio1.I098										100K PU
GPIO1_1099	gpio1.I099	gpio1.I099										100K PU
GPIO1_1100	gpio1.I100	gpio1.I100										100K PU
GPIO1_1101	gpio1.I101	gpio1.I101										100K PU
GPIO1_1102	gpio1.I102	gpio1.I102										100K PU
GPIO1_1103	gpio1.I103	gpio1.I103										100K PU
GPIO1_1104	gpio1.I104	gpio1.I104										100K PU
GPIO1_1105	gpio1.I105	gpio1.I105										100K PU
GPIO1_1106	gpio1.I106	gpio1.I106										100K PU
GPIO1_1107	gpio1.I107	gpio1.I107										100K PU
GPIO1_1108	gpio1.I108	gpio1.I108										100K PU
GPIO1_1109	gpio1.I109	gpio1.I109										100K PU
GPIO1_1110	gpio1.I110	gpio1.I110										100K PU
GPIO1_1111	gpio1.I111	gpio1.I111										100K PU
GPIO1_1112	gpio1.I112	gpio1.I112										100K PU
GPIO1_1113	gpio1.I113	gpio1.I113										100K PU
GPIO1_1114	gpio1.I114	gpio1.I114										100K PU
GPIO1_1115	gpio1.I115	gpio1.I115										100K PU
GPIO1_1116	gpio1.I116	gpio1.I116										100K PU
GPIO1_1117	gpio1.I117	gpio1.I117										100K PU
GPIO1_1118	gpio1.I118	gpio1.I118										100K PU
GPIO1_1119	gpio1.I119	gpio1.I119										100K PU
GPIO1_1120	gpio1.I120	gpio1.I120										100K PU
GPIO1_1121	gpio1.I121	gpio1.I121										100K PU
GPIO1_1122	gpio1.I122	gpio1.I122										100K PU
GPIO1_1123	gpio1.I123	gpio1.I123										100K PU
GPIO1_1124	gpio1.I124	gpio1.I124										100K PU
GPIO												



ICAP Classification: CP: IUO: X PUBI:

Drawing Title: _____

MCIMX6ULL-CM

Page Title: _____

IOMUX	
--------------	--

Size	Document Number
C	SGU 20364 BDE- SDE 20364

C
SCH-Z9304 PDF: SPF-Z9304

Date: Friday, February 11, 2022	Sheet 12 of
---------------------------------	-------------

