

### MIPS ALU & GPR File

[GPR File - General Purpose Register File]




## The pipelined MIPS




0,4,8,C,10

Data (variables) reside


# Rtype instructions





IF – Inst. Fetch


IR = Imem[PC] PC = PC+4



ID - Inst. Decode


A = rs, B = rt

(& decode control signals)




**EX- Execute** 

**ALUOUT = A op B** 



**MEM – Memory** 


In Rtype – wait 1 ck



WB – write back

Rd = ALUOUT

## The ALU




**EX- Execute** 


**ALUOUT = A op B** 

#### MIPS ALU

```
-- MIPS ALU
process(ALU_A_in, ALU_B_in, ALU_cmd, sign_of_sub)
begin
  case ALU_cmd is
    when b"000" => ALU output <= ALU A in and ALU B in;-- AND
    when b"001" => ALU output <= ALU A in or ALU B in; -- OR
    when b"010" => ALU output <= ALU A in + ALU B in; -- ADD
    when b"011" => ALU output <= ALU A in xor ALU B in; -- XOR
    when b"100" => ALU output <= not(ALU A in and ALU B in); -- ???
    when b"101" => ALU output <= not(ALU A in or ALU B in); --???
    when b"110" => ALU output <= ALU A in - ALU B in; -- SUB
    when others => ALU output <= x"0000000" & b"000" & sign of sub;-- SLT
  end case;
end process;
```

# Pipelined operation






IF - Inst. Fetch


IR = Imem[PC]


PC = PC+4


PC = PC+4





control signals)




























## The GPR File


## Functional diagram




## Functional diagram




#### One possible structure of the Register File




#### One possible structure of the Register File



#### One possible structure of the Register File



## Dual port async read memory - I



Data will be written to this memory on the rising edge of wr\_clk if wr\_en is '1' In that case the wr data will be written into wr address in the memory


Data can be read at all times (async read) from rd1\_address. It appears at rd1\_data output.

An additional read can be done at the same time (also async read) from rd2\_address. That data appears at the rd2 data output.

You get a single\_port\_memory.vhd file and a dual\_port\_memory.empty file and need to convert the single port memory to a dual port one.

## Dual port async read memory - II

```
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
entity dual port memory no CK read is
GENERIC
   width: integer:=32;
   depth : integer :=32 );
port (
  wr address: in INTEGER range depth-1 downto 0;
  wr data
               : in STD LOGIC VECTOR(width-1 downto 0);
  wr clk
               : in STD LOGIC;
               : in STD LOGIC;
  wr en
  rd1 address: in integer range depth-1 downto 0;
               : out std logic vector(width-1 downto 0);
  rd1 data
  rd2 address: in integer range depth-1 downto 0;
                : out std logic vector(width-1 downto 0) );
  rd2 data
end entity dual port memory no CK read;
```



In this device we would like to choose the data width (in bits) and the memory depth (in addresses) when we use this device.

For that we use the **GENERIC** statement.


We also give default values

# Dual port async read memory - IV wr\_data[]


```
-- connecting the GPR to the memory
GPR file: dual port memory no CK read
generic map (32, 32)
port map(
wr address
                 conv integer(wr reg),
            =>
                 GPR wr data,
wr data
wr clk
                 CK,
wr en
                  Reg Write,
            =>
rd1 address =>
                  conv integer(rd reg1),
rd1 data
                  GPR rd data1,
rd2 address =>
                  conv integer(rd reg2),
rd2 data
                  GPR rd data2
```

The General Purpose Register file we build has 32 addresses of 32 bits each (width=32, depth=32).

Note that the addresses we connect to the memory are converted from STD\_LOGIC\_VECTORs to INTEGERs



You get GPR.empty file and need to complete the design including making sure That register #0 will always read the value 0.



 $Y=A \cdot sel + B \cdot \overline{sel}$  if A is '0'-s, it becomes  $Y=B \cdot \overline{sel}$ 


#### The following VHDL code:

# process (A, B, sel) begin if sel='1' then Y <= A; else Y <= B; end if; end process;</pre>


#### The following VHDL code:

```
process (A, B, sel)
begin
  if sel='1' then
      Y <= A;
  end if;
end process;</pre>
```

#### creates a 2→1 mux:



#### creates a latch:



$$Y=A \cdot sel + B \cdot \overline{sel}$$

Since in VHDL the output of a process stays unchanged in cases we do not specify in the "IF"

## Now it is your turn!

Thanks for listening!