# AXI BUS TRAFFIC SNIFFER

Duo Wang, Phat N Le, Yuxuan Nie

### Motivation

- What happens on the AXI bus?
- For Labs 1/2 can we see what happens during a CDMA transfer for debugging?
- Official debugging tools cost a lot

# **AXI Terminology**

#### Transfer

- Packet of data
- Size of data width

#### Transaction

- Made up of multiple transfers
- Starts with an address then increments for each transfer


#### AXI Burst Length

- Number of transfers per transaction: burst length + 1
- Vivado Burst Size


#### AXI Burst Size

- Number of bytes per transfer: 2<sup>(burst size)</sup>
- Vivado Data Width


### Write Transaction: AXI Handshake




### **Initial State Machine**



# Our Implementation




## What Actually Happens On The Bus



### Current Capabilities of AXI Sniffer

- Will sniff for transactions for a given address range
- The IP supports data widths of up to 128 bits
- Records the total number of transactions, transfers, and clock cycles
  - Currently capped at 64 transactions and 32 transfers per transaction
- Records every AXI write signal from the first transaction in range to the last transaction in range
- With the data it records:
  - We can generate a .json file and create a timing diagram through Wavedrom <a href="https://wavedrom.com/tutorial.html">https://wavedrom.com/tutorial.html</a>
  - We can produce a real-time graph of the transactions

# **Our Implementation**



# **Our Implementation**

```
case (slv regl6)
                             2'h0: chunk wdata <= all wdata[slv reg7][31:0];</pre>
                             2'h1: chunk_wdata <= all_wdata[slv_reg7][63:32];</pre>
s1_awaddr
                             2'h2: chunk wdata <= all wdata[slv req7][95:64];</pre>
                             2'h3: chunk wdata <= all wdata[slv reg7][127:96];</pre>
 s1_awlen
                             default: chunk_wdata <= 32'hDAAAAAAD;</pre>
                         endcase
 s1_awsize
                            // Address decoding for reading registers
s1 awburst
                             case ( axi araddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB] )
                               5'h00
                                        : reg data out <= wsniff start;
s1_awvalid
                                        : reg data out <= wsniff end;</pre>
                               5'h01
s1_awready
                               5'h02
                                        : reg data out <= {28'h0FACADE, 3'h0, timer enable};</pre>
                               5'h03
                                        : req data out <= wtransaction count;</pre>
 s1_wdata
                               5'h04
                                        : reg data out <= bresp count;
                               5'h05
                                        : reg data out <= wtransfer count;
  s1 wstrb
                               5'h06
                                        : reg data out <= slv reg6;
                                                                         //user set get transaction
                               5'h07
                                         reg data out <= slv reg7;
                                                                         //user set get transfer
  s1 wlast
                               5'h08
                                          reg data out <= slv reg8;
                                                                         //user set get clock cycle
 s1 wvalid
                               5'h09
                                         reg data out <= count;
                               5'h0A
                                         reg data out <= all awaddress[slv reg6];</pre>
 s1_wready
                               5'h08
                                          reg data out <= all burst info[slv reg6];
                                          req data out <= all_bresp[slv_reg6];
                               5'h0C
  s1 bresp
                               5'h0D
                                         reg data out <= chunk wdata;
 s1 bvalid
                                        : reg data_out <= all_wstrb[slv_reg7];</pre>
                               5'h0E
                               5'hOF
                                          reg data out <= {24'hFACADE, signals[slv reg8]};
 s1 bready
                               5'h10
                                          reg data out <= slv reg16;
                                                                         //user set get wdata chunk
```

reg data out <= slv reg17;

5'h11

parameter AWVALID = 0.

parameter AWREADY = 1,

parameter WLAST = 2,


parameter WVALID = 3,

parameter WREADY = 4.


parameter BVALID = 5,

parameter BREADY = 6


# Testing and Debugging




# **Testing and Debugging**



### **Results: Observed Behavior**



### Results: Different Data Widths



# Demo (real time graphing generation)

#### **Future Work**

#### - Refinement

- Verify sniffer functionality on all possible scenarios
- Optimize hardware resource usage
- Refine by comparing different bus width and data width
- Graphical UX interface, more options (like clock changes or data size) to fully optimize the debugging experience
- Faster speed with multi-processing

#### Expansion

- Sniff read signals on the AXI bus
- Sniff other AXI interfaces
- Create software that reports human-readable performance metrics without the timing diagram

# Questions?

### References

- TA's project (Jatin Khare and Abhijjith Venkkateshraj)
- https://www.xilinx.com/content/dam/xilinx/support/documents/sw\_manuals/xilinx2021\_2/ug974-vivado-ultrascale-libraries.pdf
- https://www.intel.com/content/www/us/en/docs/programmable/683130/22
   -2/axi-interface-timing-diagram.html