

Registers Transfer and Microoperations

Registers Transfer Language: Digital systems

are composed of modules that are constructed from digital components, such as registers, decoders, arithmetic elements and control logic. The modules are interconnected with common data & control path to form a digital computer system.

The internal machine organization of a digital computer is best defined by specifying:

1. The set of registers it contains and their function.
2. The sequence of micro-operation performed on the binary information stored in the registers.
3. The control that initiates the sequence of microoperation.

It is more convenient to adopt a suitable symbolic language to describe the sequence of transfers between registers and the various arithmetic and logic micro operation associated with the transfers rather than using explaining every operation in words.


The operations performed on the data stored in registers are called micro-operations.

The Register Transfer language is the symbolic representation of notations used to specify the sequence of micro-operations, or a convenient tool for describing the internal organization of digital computers, or the language, which is basically used to express the transfers of data among the registers, is called Register Transfer Language(RTL).

Registers Transfers:

Normally computers registers are designated by capital letters, sometimes followed by numerals to denote the register function. For example, the address memory register is designated by (MAR), in which it is function is to hold an address for the memory unit. Other examples are Program Counter (PC), Instruction Registers (IR), and Processor Registers (CR).


The n -bit of the registers are numbered in sequence from 0 in the rightmost position and increasing the numbers towards the left.



[7 6 5 4 3 2 1 0]

(a) Register R

(b) showing individual bits



(c) Numbering of bits

(d) Divided into two parts
(two 8 bit register)

Block Diagram of Register

1. fig(a) shows the common way to represent a register (a rectangular box with the name of the register inside).
2. fig(b) shows how the individual registers bits are listing wished.
3. The numbering of bits in a 16-bit register can be marked on top of the box as shown in (c)
4. A 16-bit register is partitioned into two parts in (d). bits 0 to 7 are assigned the symbol L (Low byte), while bits 8 to 15 are assigned the symbol H (High byte). and the name of the register is PC (Program Counter). The symbol PC(0-7) or PC(L) refers to the low order byte and PC(8-15) or PC(H) to the high order byte.

Information transfer from one register to another is designated in symbolic form by means of a replacement operator.

$R_2 \leftarrow R_1$


The statement denotes a transfer of the content of register R_1 into register R_2 . It designates a replacement of the content of R_2 by the content of R_1 . By definition, the content of the source register R_1 does not change after the transfer.

If there is a predetermined control condition like if $(P=1)$ then $(R_2 \leftarrow R_1)$


then we can write the statement as

$$P : R_2 \leftarrow R_1$$

where P is control signal usually a control function which is Boolean variable that is equal to 1 or 0. This statement denotes a transfer of the content of registers R_1 into R_2 provided that the control function $P=1$.



(a) Block Diagram



(b) Timing Diagram
Transfers from R_1 to R_2 , when $P=1$

The n outputs of register R_1 are connected to the n inputs of register R_2 . The letter n will be used to indicate any number of bits for the registers.

It is assumed that all transfers occur during a clock edge transition.

Even though the control condition such as P becomes active just after time t , the actual transfer does not occur until the register is triggered by the next positive transition of the clock at time $t+1$.

A comma is used to separate two or more operations that are executed at the same time.

The statement

$T: R_2 \leftarrow R_1, R_1 \leftarrow R_2$

denotes an operation that exchanges the contents of two registers during one common clock pulse provided that $T=1$.

Some basic symbols for register transfers are

Description

Examples

- Leftless & Numerals Denotes a register MAR, R_2
- Parentheses () Denotes a part of a Register by specifying R₂₍₀₋₇₎, R₂₍₁₎ the range of bits or by giving a symbol name R₂₍₈₋₁₅₎, R_{2(H)} to a portion of a register.
- Comma , separates two Micro-operation that $R_2 \leftarrow R_1, R_1 \leftarrow R_2$ are executed at the same time
- Arrow \leftarrow Denotes transfer of information from transfer direction R₂ \leftarrow R₁
- colon : Denotes transfer of information under a pre-determined condition. P: R₂ \leftarrow R₁

Bus and Memory Transfer :-

A typical digital computer has many registers, and paths must be provided to transfer information from one register to another. The number of wires will be excessive if separate lines are used between each register and all other registers in the system.

A more efficient scheme for transferring information between registers in a multiple register configuration is a "Common bus System".


A Bus is a structure which consists of a set of common lines, one for each bit of a register, through which binary information is transferred one at a time, between too registers, memory and a register, register and a memory etc). Control signals determine which register is selected by the bus during each particular register transfer.

4. Common bus system can be constructed.

Date: 7
Page: 7

using either multiplexers or a three-state Bus Buffers.

1. Constructing A common Bus System using Multiplexers :-



Bus system for four Registers.

A common bus system can be constructed using multiplexers, in which these multiplexers select the source registers whose information are placed on the bus. ~~Figure 8~~ The above figure shows the a bus system for four registers. The bus consists of four 4-1 Mux, each having four data inputs \$0 - \$3 & two selection inputs, \$1 & \$0. Bits in the same significant position

In each register are connected to the data outputs of one multiplexes to form one line of the bus.

Each register has four data inputs numbered 0 through 3. In order not to complicate the diagram and with 16 lines crossing each other, labels are used to show the connections from the outputs of the registers to the inputs of the multiplexes and not line connection. for example, OP_2 of register B is connected to input 1 of MUX 3 because this input is labeled B_2 , and so on.

The selection lines S_1 & S_0 choose the few bits of one register and transfers them into the four line connection bus. When $S_1, S_0 = 0, 0$, the O data inputs of all four multiplexers are selected and applied to the outputs that form the bus. Table shows the register that is selected by the bus for each of the four possible binary values of the selection lines.

S_1	S_0	Registers Selected
0	0	A
0	1	B
1	0	C
1	1	D

In general, a bus system will multiplex K registers of N bits each to

produce an n line common bus. The number of multiplexers needed to construct the bus is equal to n (the number of bits in each register). The size of each multiplexer must be $k \times 1$ (no. of registers). For example, a common bus for eight registers of 16 bits each requires 16 multiplexers, one for each line in the bus. Each multiplexer must have eight data input lines & three selection lines.

To transfer information from a bus to one of many destination registers, the inputs of all destination registers are connected to the bus lines and activating the load control of the particular destination register required.

The symbolic statement for a bus transfer may mention the bus or its presence may be implied in the statement.

For example, to transfer the content of register A to Register B the symbolic statement can be written as follows.

• The symbolic statement using a bus symbol


$$\text{BUS} \leftarrow A, B \leftarrow \text{BUS}$$

The content of register A is placed on the bus, & the content of the bus is loaded into Register B by activating its load control input. If the bus is known to exist in the system, it may be convenient just to show the direct transfer.

$$B \leftarrow A$$

2. Constructing a Common Bus System using Three-State Bus Buffers:

A three state gate is a digital circuit that exhibits three states. Two of the three state are the normal logic state 0 & 1, while the third state is a high impedance state. The high impedance state behaves like an open circuit (i.e. the output is disconnected & does not have logic significance). The most gates commonly used in the design of a bus system are the buffer gate.




graphic symbol of a three state buffer

Control Input C	Normal Input A	Gate Output X
0	0	High Impedance
0	1	High Impedance
1	0	0
1	1	1

truth table of a three state buffer

A bus system can be constructed with three-state gates instead of multiplexers. Figure shows a single bus line using three-state buffers. A single bus line is formed by connecting together the outputs of the four buffers.



Bus Line with three state - buffers

The Control inputs to the buffers determine which of the four normal inputs will communicate with the bus line.

To ensure that no more than one control input is active at any given time, a 2x4 decoder is used. When the enable input of the decoder is 0, all of its four outputs are 0, and the bus line is in a high impedance state because all four buffers are disabled. When the enable input is active, one of the three state buffers will be active, depending on the binary value in the select inputs of the decoder. The above circuit can replace one multiplexer.

Memory Transfer:- There are two main operations concerning memory transfer, these are:

1. Read Operation, which means transfer of information from a memory word to the outside environment.
- In symbolic form, the read operation (transfer of information into Data Register (DR) from the memory word M selected by the address in the Address Register (AR)) can be stated as follows:

$$DR \leftarrow M[AR]$$

where AR stands for Address Register, from which the memory receives the address.
 DR stands for Data Register that receives data from the specified memory word.
 M stands for the memory word.

2. Write Operation, which means transfer of information from the outside environment into a specified memory word.

In symbolic form, the write operation (transfer of information from Data Register (DR) into the memory word M selected by the address in the Address Register (AR)) can be stated as follows:

$$M[AR] \leftarrow DR$$

OR

$$M[AR] \leftarrow R1$$

Microoperations:- The operations on the data in registers are called microoperations also we can say that an elementary operation performed during one clock pulse on the information stored in one or more registers is called microoperation. The result of the operation may replace the previous binary information in the register or may be transferred to another register. Register-transfer language (RTL) can be used to describe the sequence of micro-operations.

The microoperations most often encountered in digital computers are classified into 4 categories:-

- (iv) Register transfer microoperation
 - (v) Arithmetic microoperation
 - (vi) Logic microoperation
 - (vii) Shift microoperation

(ii) Register transfer microoperations: Registers are designated by capital letters, sometimes followed by numbers (e.g. A, R1, IR). Often the name indicates function:

MAR memory address register

PC Program Counter

IR instruction register

Information transfer from one register to another is described in symbolic form by replacement operators.

The Register transfer micro-operation does not change the information content when the binary information moves from the source register to the destination while, the other three types of microoperations change the information content during the transfer. (14)

The statement " $R_2 \leftarrow R_1$ " denotes a transfer of the content of the R_1 into register R_2 .

Often action need to only occur if a certain condition is true. In digital systems, this is often done via a control signal, called control function.


example $P: R_2 \leftarrow R_1$ i.e. if ($P=1$) then ($R_2 \leftarrow R_1$) which means "if $P=1$, then load the contents of register R_1 into register R_2 "

If two or more operations are to occur simultaneously, they are separated with commas.

example: $P: R_3 \leftarrow R_5, MAR \leftarrow IR$

(ii) Arithmetic micro-operation:— Arithmetic micro-operations perform arithmetic operations on numeric data stored in registers. The basic arithmetic microoperations are addition, subtraction, increment and decrement. The additional arithmetic microoperations are add with carry, subtract with borrow & transfer.

Symbolic designation	Description
$R_3 \leftarrow R_1 + R_2$	Content of R_1 plus R_2 transferred to R_3
$R_3 \leftarrow R_1 - R_2$	Content of R_1 minus R_2 transferred to R_3
$R_3 \leftarrow R_1 + \overline{R_2} + 1$	or R_1 plus the 2's complement of R_2 (subtraction)



- $R2 \leftarrow R2$
- $R2 \leftarrow R2 + 1$
- $R1 \leftarrow R1 + 1$
- $R1 \leftarrow R1 - 1$

complement the content of $R2$ (1's complement)
2's complement of the content of
 $R2$ (negate)

Increment the content of $R1$ by 1
Decrement the content of $R1$ by 1

The arithmetic multiply and divide operations are not included in the table since in most computers, the multiplication operation is implemented with a sequence of add and shift microoperations, while the division operation is implemented with a sequence of subtract & shift micro-operations.

Hardware implementation of the Arithmetic Mo.

- Binary Adder:- To implement the add microoperation with hardware,

$$R3 \leftarrow R1 + R2$$

we need the registers that hold the data & the digital component that perform the arithmetic addition. The digital circuit that generates the arithmetic sum of two binary numbers of any length is called a binary adder.




figure shows the 4-bit binary adder. This adder is constructed with 4-full adders connected in cascade, with the output carry from one full adder connected to the input carry of the next full adder. The corresponding augend bits of A and the addend bits of B are the two inputs to the successive full adders. The input carry to the binary adder is C_0 and the output carry is C_4 . The sum output of the full adder generate the required sum bits. An n-bit binary adder require n full adders.

for example, to implement the arithmetic micro-operation $R_3 \leftarrow R_1 + R_2$ using the 4-bit binary adder, we will have the 4 data bits for the A inputs come from one register (such as R_1), & the 4 data bits for the B inputs come from another register (such as R_2). The sum can be transferred to a third register (R_3) or to one of the source register (R_1 or R_2) replacing its previous content.


Binary Adder - Subtractor: — The subtraction

micro-operation can be done easily by taking the 2's complement of addend bits and adding it to the augend bits. The 2's complement can be obtained by taking the 1's complement & adding one to the least

Significant pair of bits. The 1's complement can be implemented with inverters, and one can be added to the sum through the input carry.

The Arithmetic micro-operation like addition and subtraction can be combined into one common circuit by including an exclusive-OR gate with each full adder.

The block diagram for a 4-bit adder-subtractor circuit can be represented as



The mode input M controls the operation.

When the mode input (M) is at low logic, i.e. '0' the circuit act as an adder and when $M=1$ the circuit becomes a subtractor. The ~~extd~~ exclusive-OR gate connected in series receives input M and one of the input B . When $M=0$, we have $B \oplus 0 = B$.


The full adder receive the value of B , the input carry is 0 and the circuit performs $A + B$.

When $M=1$, we have $B \oplus 1 = \bar{B}$ and $C_0 = 1$.

The B inputs are complemented, and a 1 is added through the input carry. The circuit performs the operation $A + \bar{B}$ plus the 2's complement of B .

- Binary Incrementer — The increment micro-operation adds one binary value to the value of binary variables stored in registers. For instant, if a 4-bit register has a binary value 0110, when incremented by one the value becomes 0111.

The increment micro-operation is best implemented by a 4-bit combinational circuit incrementer, can be represented by following block diagram.



- A logic-1 is applied to one of the inputs of least significant half adder, & the other input is connected to the least significant bit of the number to be incremented.
- The output carry from the half adder is connected to one of the inputs of the next higher-order half adder.
- The binary incrementer circuit receives the four bits from A_0 through A_3 adds one to it, & generates the incremented output in S_0 through S_3 .
- The output carry










• Arithmetic Circuits:- Arithmetic circuits can perform seven different arithmetic operations using a single composite circuit. It uses a full adder (FA) to perform these operations. A multiplexer (MUX) is used to provide different inputs to the circuit in order to obtain different arithmetic operations as outputs.

4-bit Arithmetic Circuit:- Considers the following 4-bit arithmetic circuit with inputs A & B . It can perform seven different arithmetic operations by varying the inputs of the multiplexer & the carry (C_0). The output of the binary adder is calculated from the following arithmetic sum:

$$D = A + Y + C_{in}$$

where A is the 4-bit binary number at the X -inputs and Y is the 4-bit binary number at the Y -inputs of the adder. C_{in} is the input carry, which can be equal to 0 or 1. By controlling the value of Y with the two selection inputs S_1 & S_0 and making C_{in} equal to 0 or 1, it is possible to generate the eight arithmetic micro-operations.

Select $S_1\ S_0\ C_{in}$	(Input) Y	(Output) $D = A + Y + C_{in}$	Microoperation
0 0 0	B	$D = A + B$	Add
0 0 1	\bar{B}	$D = A + B + 1$	Add with carry
0 1 0	\bar{B}	$D = A + \bar{B}$	Subtract with borrow
0 1 1	\bar{B}	$D = A + \bar{B} + 1$	Subtract
1 0 0	0	$D = A$	Transfer A
1 0 1	0	$D = A + 1$	Increment A
1 1 0	1	$D = A - 1$	Decrement A
1 1 1	1	$D = A$	Transfer A

\oplus_0 \oplus_1 \oplus_2 \oplus_3 C_{out} 

4-bit arithmetic Circuit

- When $S_1, S_0 = 00$, the value of B is applied to the y inputs of the adder. Now if $C_{in} = 0$, then $D = A + B$, & if $C_{in} = 1$ then output $D = A + B + 1$.
- When $S_1, S_0 = 01$, the complement of B is applied to the y inputs of the adder.
if $C_{in} = 1$ then $D = A + \bar{B} + 1$ (or $A - B$)
if $C_{in} = 0$ then $D = A + \bar{B}$ (or $A - B - 1$)
- when $S_1, S_0 = 10$, the inputs from B are neglected, & instead, all 0's are inserted into the y inputs. The O/P become $D = A + \overset{000}{0} + C_{in}$ or $D = A + C_{in}$
if $C_{in} = 0$ then $D = A$ (direct transfer from I/P A)
If $C_{in} = 1$ then $D = A + 1$ (value of A is incremented by 1).
- When $S_1, S_0 = 11$, all 1's are inserted into the y inputs of the adder. The output become
 $D = A + 1111 + C_{in}$ (a number with all 1's is equal to the 2's complement of 1) (the 2's complement of binary 0001 is 1110). so $D = A + 2^4$'s complement of 1 = $A - 1$. $\boxed{D = A - 1}$.
when $C_{in} = 0$ $D = A - 1$, decrement operation
when $C_{in} = 1$, then $D = A - 1 + 1 = A$ which causes a direct transfer from input A to output D.
Note: The microoperation $D = A$ is generated twice, so there are only seven different microoperations in the arithmetic circuit.

(iii) Logic Micro-operations:— Logic micro-operations specify binary operations performed for strings of bits in registers. These operations consider each bit of the registers separately and treat them as binary variables.

example.

$$R_1 \leftarrow R_1 \oplus R_2$$

R_1 1010 (Content of R_1)

$R_2 \oplus 1100$ (Content of R_2)

R_1 after $P=1$ 0110 (Content of R_1 after $P=1$)

where P is a control function.

These are 16 different logic operations with 2 binary variables.

$x\ y$	F_0	F_1	F_2	F_3	F_4	F_5	F_6	F_7	F_8	F_9	F_{10}	F_{11}	F_{12}	F_{13}	F_{14}	F_{15}
00	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1
01	0	0	0	0	1	1	1	1	0	0	0	0	1	1	1	1
10	0	0	1	1	0	0	1	1	0	0	1	1	0	0	1	1
11	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

Truth table for 16 functions of two variables

The 16 different logic microoperations can be determined from the above truth tables. In this table, each of the 16 columns F_0 through F_{15} represents a truth table of one possible Boolean function for the two variables x & y .

The 16 Boolean functions of two variables x & y are expressed in algebraic form in the first column of the table. The ~~logic~~ Boolean function in the first column

Sixteen Logic Microoperations

22


Boolean function	Microoperation	Name
$F_0 = 0$	$F \leftarrow 0$	Clear
$F_1 = xy$	$F \leftarrow A \wedge B$	AND
$F_2 = x'y'$	$F \leftarrow A \wedge B'$	-
$F_3 = x$	$F \leftarrow A$	Transfer A
$F_4 = x'y$	$F \leftarrow \bar{A} \wedge B$	-
$F_5 = y$	$F \leftarrow B$	Transfer B
$F_6 = x \oplus y$	$F \leftarrow A \oplus B$	Exclusive-OR
$F_7 = x+y$	$F \leftarrow A \vee B$	OR
$F_8 = (x+y)'$	$F \leftarrow \overline{A \vee B}$	NOR
$F_9 = (x \oplus y)'$	$F \leftarrow \overline{A \oplus B}$	Exclusive-NOR
$F_{10} = y'$	$F \leftarrow \bar{B}$	Complement B
$F_{11} = x+y'$	$F \leftarrow A \vee \bar{B}$	-
$F_{12} = x'$	$F \leftarrow \bar{A}$	Complement A
$F_{13} = x'+y$	$F \leftarrow \bar{A} \vee B$	-
$F_{14} = (x'y)'$	$F \leftarrow \overline{A \wedge B}$	NAND
$F_{15} = 1$	$F \leftarrow \text{all } 1's$	set to all 1's

of the table represents a relationship between two binary variables x & y . The logic microoperations in the second column represent a relationship b/w the binary content of two registers A & B. each of bit of the registers is treated as a binary variable & the microoperation is performed on the string of bits stored in the register.

Hardware Implementation: — The hardware implementation of

logic microoperations required that logic gates be inserted for each bit or pair of bits in the register to perform the required logic function.

- Although there are 16 logic microoperations, most computers use only four AND, OR, X-OR & complement, from which all other can be derived.



(a) Logic Diagram

S_1, S_0	Output	Operation
0 0	$C = A \cdot B$	AND
0 1	$C = A + B$	OR
1 0	$C = A \oplus B$	XOR
1 1	$C = \overline{A}$	Complement

(b) Functional table

* one stage of logic circuit

The diagram shows one typical stage with subscript i. For a logic circuit with n bits, the diagram must be repeated n times for $i = 0, 1, 2, \dots, n-1$.

Some Applications: — logic micro-operations are very useful for manipulating individual bits or a portion of a word stored in a register. They can be used to change bit values, delete a group of bits, or insert new bit value into a register.

Consider the data in a register A. In

another register, B, is bit data that will be used to modify the contents of A.

The different applications are

* Selective - Set

$$A \leftarrow A + B$$

* Selective - Complement

$$A \leftarrow A \oplus B$$

* Selective Clear

$$A \leftarrow A \cdot B$$

* Mask

$$A \leftarrow A \cdot B$$

* Clear

$$A \leftarrow A \oplus B$$

* Insert

$$A \leftarrow (A \cdot B) + C$$

Selective Set :- In a selective set operation, the bit pattern in B is used to set certain bits in A.

- If a bit in B is set to 1, that same position in A gets set to 1, otherwise that bit in A keeps its previous value.
- OR microoperation can be used to selectively set bits of a register.

$$\begin{array}{r}
 1 \quad 0 \quad 1 \quad 0 \quad A \text{ (before)} \\
 | \quad | \quad 0 \quad 0 \quad B \text{ (logic operand)} \\
 \hline
 1 \quad 1 \quad 1 \quad 0 \quad A \text{ after } (A \leftarrow A+B)
 \end{array}$$

Selective Complement :- In a selective complement operation, the bit pattern in B is used to complement certain bits in A.

- If a bit in B is set to 1, that same position in A gets complemented from its original value; otherwise it is unchanged.
- The exclusive-OR microoperation can be used to selectively complement bits of a register.

$$\begin{array}{r}
 1 0 1 0 \\
 1 1 0 0 \\
 \hline
 0 1 1 0
 \end{array}
 \begin{array}{l}
 A \text{ (before)} \\
 B \\
 A \text{ (after)} \quad (A \leftarrow A \oplus B)
 \end{array}$$

- The selective Clear:- In a selective clear operation, the bit pattern in B is used to clear certain bits in A.

$$\begin{array}{r}
 1 1 0 0 \\
 1 0 1 0 \\
 \hline
 0 1 0 0
 \end{array}
 \begin{array}{l}
 A \text{ (before)} \\
 B \\
 A_{\text{H}} \text{ (after)} \quad (A \leftarrow A \cdot B)
 \end{array}$$

- This operation clear to 0 the bits in A only where these are corresponding 1's in B, otherwise it is unchanged.
- The boolean function performed on the individual bits is AB'

- Mask Operations:- The mask operation is similar to the selective clear operation except that the bit of A are cleared only where there are corresponding 0's in B.

$$\begin{array}{r}
 1 1 0 0 \\
 1 0 1 0 \\
 \hline
 1 0 0 0
 \end{array}
 \begin{array}{l}
 A_{\text{H}} \text{ (before)} \\
 B \\
 A_{\text{H}} \text{ (after)} \quad (A \leftarrow A \cdot B)
 \end{array}$$

- If a bit in B is set to 0, that same position in A gets set to 0, otherwise it is unchanged.
- The AND microoperation can be used to mask or delete few bits. The mask operation is more convenient to use than the selective clear operation because most computers

provide an AND insertion.

- Clear operation:- In a clear operation, if the bits in the same position in A and B are the same, they are cleared in A, otherwise they are set in A.

$$\begin{array}{r}
 1100 \quad A \text{ (before)} \\
 1010 \quad B \\
 \hline
 0110 \quad A_{\text{HII}} \text{ After} \quad A \leftarrow A \oplus B
 \end{array}$$

- It compares words in A & B and produces all 0's result if the two numbers are equal. This operation is achieved by XOR microoperation.

- Insert operation:- The insert operation inserts a new value into a group of bits. This is done as.
 - A mask operation to clear the desired bit position, followed by
 - An OR operation to introduce the new bits into the desired positions.

Ex. \Rightarrow suppose that an A register contains 8 bits, 01101010, to replace the 4 leftmost bits by the value 1001, we first mask the four unwanted bits.

$$\begin{array}{r}
 01101010 \quad A \text{ (before)} \\
 00001111 \quad B \text{ (mask)} \\
 \hline
 00001010 \quad A \text{ (after masking)}
 \end{array}$$

Then insert the new value:

$$\begin{array}{r}
 00001010 \quad A \text{ (before)} \\
 10010000 \quad B \text{ (insert)} \\
 \hline
 10011010 \quad A \text{ (after insertion)}
 \end{array}$$

(IV) Shift micro-operation :- Shift micro-operations are used for serial transfer of data or information. They are also used in conjunction with arithmetic micro-operation, logic micro-operation, & other data - processing operations.

The contents of a register can be shifted to the left or the right. At the same time that the bits are shifted, the first flip-flop receives its binary information from the serial input.

These are three type of shifts:

1. Logical shift
2. Circular shift
3. Arithmetic shift

1. logical Shift:- A logical shift is one that transfers 0 through the serial input.

We use the symbol shl for logical shift left and shr for shift right.


Ex-

$$R1 \leftarrow \text{shl} R1$$


$$R2 \leftarrow \text{shr} R2$$

are two microoperations that specify a 1-bit shift to the left of the content of register $R1$ & a 1-bit shift to the right of the content of register $R2$. The register symbol must be the same on both sides of the arrow.

(a) Logical shift left :— In this shift one position moves each bit to the left one by one. The empty least significant bit (LSB) is filled with zero (i.e. serial input) and the most significant bit (MSB) is rejected.




(b) Right Logical shift :— In this one position moves each bit to the right one by one & the least significant bit (LSB) is rejected and the empty MSB is filled with zero.




2. Circular shift :— The circular shift (also known as arotate operation) circulates the bits of the register around the two ends without loss of information. This is ~~also~~ accomplished by connecting the serial output of the shift register to its serial input. The symbol cil and cir are used for circular shift left & circular shift right respectively.

Ex- $R_1 \leftarrow cil R_1$
 $R_2 \leftarrow cir R_2$

(a) left circular shift:




(b) Right circular shift:



3. Arithmetic Shift: — An arithmetic shift is a micro-operation that shifts a signed binary number to the left or right.


- An arithmetic shift-left multiplies a signed binary number by 2.
- An arithmetic shift-right divides the number by 2.

Arithmetic shifts must leave the sign bit unchanged because the sign of the number remains the same when it is multiplied or divided by 2. In a register the leftmost bit holds the sign bit, & the remaining bits hold the number. The sign bit is 0 for positive & 1 for negative. Negative no. are in 2's complement form.



This is a n -bit register. bit R_{n-1} in the leftmost position holds the sign bit, R_{n-2} is the most significant bit of the number & R_0 is the least significant bit.

(a) Arithmetic Shift right :— In this one position moves each bit to the right one by one and the least significant bit is rejected and the ~~empty~~ MSB is filled with the value of the ~~previous result~~ sign bit of the



sign bit remains the same.

[bit R_{n-1} (is the sign bit) remains the same, R_{n-2} receives the bit from R_{n-1} , & so on for other bits in the registers. The bit in R_0 is lost].

Ex 

1	0	1	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---	---	---

1	1	0	1	1	0	0	1
---	---	---	---	---	---	---	---

original after shift


The original number was -78 & the new number is -39 , which is the result of dividing -78 by 2 . (Negative numbers are in 2's complement form) (first find the 2's complement of the bits).

Ex  after arithmetic right shift

original
the original no. was 87 & the new no. is 43, which is
the result of dividing 87 by 2. ($43.5 - 43$)

(b) Arithmetic shift left:- In this one

position moves each bit to the left one by one. The empty least significant bit (LSB) is filled with zero & the initial bit (sign bit) is rejected.




The arithmetic shift left inserts a 0 into R_0 and shifts all other bits to the left. The initial bit of R_{n-1} is lost or replaced by the bit R_{n-2} . A sign reversal occurs if the bit in R_{n-1} changes in value after the shift. This happens if the multiplication by 2 causes an overflow. An overflow occurs after an arithmetic shift left if initially, before the shift, R_{n-1} is not equal to R_{n-2} .

An overflow flip flop V_S can be used to detect an arithmetic shift left overflow.

$$V_S = R_{n-1} \oplus R_{n-2}$$

If $V_S = 0$ there is no overflow, but if $V_S = 1$, there is an overflow & a sign reversal after the shift. V_S must be transferred into the overflow flip flop with the same clock pulse that shifts the register.



The original no. was -39 & the new no. is -78, which is the result of multiplying -39 by 2.

The operation is valid because no overflow occurred.

Ex
discard

1011111111111111	←	111111110
original		after shift

The original no. was 127 & the new number is -2 here the result is not valid, because ~~the~~ an overflow has occurred. The expected answer is $127 \times 2 = 254$, can not be represented by an 8-bit sign pattern.

Hardware Implementation:-

take an example $A = A_3 A_2 A_1 A_0 \rightarrow$ discarded

for logical shift right = $\text{shr} \circ A_3 \rightarrow A_2 \rightarrow A_1$,

here \circ is an initial input for shift right
can be written as I_R


so for logical shift right $A = A_3 A_2 A_1 A_0$

after LSR (shr) = $[I_R \ A_3 \ A_2 \ A_1]$

after logical shift left (shl) = $[A_2 \ A_1 \ A_0 \ I_L] \leftarrow \circ^{(\text{initial input})}$

Functional Table

Select	S	output			
		H ₀	H ₁	H ₂	H ₃
shr	0	I _R	A ₃	A ₂	A ₁
shl	1	A ₂	A ₁	A ₀	I _L



A combinational circuit shifter can be constructed with multiplexers. The 4-bit shifter has four data inputs, A_0 through A_3 , & four data o/p H_0 through H_3 . There are two serial inputs, one for Shift Left (SL) & the other for Shift right (SR).

The two serial inputs can be controlled by another multiplexer to provide the three possible types of shifts.