

F_2	Microoperation	Symbol
000	None	NOPE (No operation)
001	$AC \leftarrow AC - DR$	SUB
010	$AC \leftarrow AC \vee DR$	OR
011	$AC \leftarrow AC \wedge DR$	AND
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR (AC Copy to DR)
110	$DR \leftarrow DR + 1$	INCOR (Increment DR)
111	$DR(0-10) \leftarrow PC$	PCTDR (PC Copy to DR)

F_3	Microoperation	Symbol
000	None	NOPE (No operation)
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC$ ✓	COM
011	$AC \leftarrow SHL AC$	SHL (Shift Left AC)
100	$AC \leftarrow SHR AC$	SHR (Shift Right AC)
101	$PC \leftarrow PC + 1$	INCP (Increment in PC)
110	$AC \leftarrow AR$	ARTPC (AR Copy to PC)
111	Reserved	

CD	Condition	Symbol	Comments
00	Always=1	U	Unconditional Branch
01	DR (15)	I	Indirect address bit
10	AC (15)	S	Sign bit of AC
11	AC=0	Z	Zero value in AC

BR	Symbol	Function
00	JMP	$CAR \leftarrow AD$ If Condition=1 $CAR \leftarrow CAR + 1$ If Condition=0
01	CALL	$CAR \leftarrow AD, SBR \leftarrow CAR + 1$ If Condition=1 $CAR \leftarrow CAR + 1$ If Condition=0
10	RET	$CAR \leftarrow SBR$ (Return from Subroutine)
11	MAP	$CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

Micro-Instruction Format \rightarrow

- * The 20-bits of the micro-instructions are divided into four functional Parts.
- * The micro-operation fields F_1, F_2 & F_3 specify the micro-operations. There are 3 bits in each field to specify 7 distinct micro-operation equations.
 \therefore A total of 21 micro-operations.
No more than 3 micro-operations can be shown for a micro-instruction i.e. one from each field.
- * If less than three micro-operations are used, we will use the binary code 000 for no-operations.
- * The CD (Condition for branching) field select status bit conditions.
- * The BR (Branch field) field specifies the type of branch to be used.
- * The AD (Address field) field contains the branch address. The AD field is of 7-bits Since the Control memory has 2^7 words ($128 = 2^7$ words)

Microinstruction for Fetch Routine \rightarrow

$AR \leftarrow PC$

$DR \leftarrow M[AR], PC \leftarrow PC + 1$

$AR \leftarrow DR(0-10), CAR(2-5) \leftarrow DR(11-14), CAR(0,1,6) \leftarrow 0$

We can write the Symbolic Microprogram for the above fetch routine as follows:

```
ORG 64
FETCH:  PCTAR      U    JMP  NEXT
        READ, INCP 1)   JMP  NEXT
        DRTAR      U    MAP
```


The translation of the Symbolic microprogram results in the following binary code microprogram.

Fetch	Binary Address	F ₁	F ₂	F ₃	CD	BR	AD
	1000000	110	000	000	00	00	1000001
	1000001	000	100	101	00	00	1000010
	1000010	101	000	000	00	11	0000000

* Indirect Subroutine Micro Instructions

Indirect : READ U JMP NEXT
 ORTAR U RET

Binary Address	F ₁	F ₂	F ₃	CD	BR	AD
1000001	000	100	000	00	00	1000100
1000100	101	000	000	00	10	0000000

* Symbolic Microprogram:-

Symbolic

LABEL	micro-operations	CD	BR	AD
ADD	ORG 0 NOP READ ADD	I U U	CALL JMP JMP	INDIRECT NEXT FETCH

Binary Address	F ₁	F ₂	F ₃	CD	BR	AD
0000000	000	000	000	01	01	1000011
0000001	000	100	000	00	00	0000010
0000010	001	000	000	00	00	1000000
0000011	000	000	000	00	00	1000000

~~BRANCH~~

BRANCH: ORG 4

NOP S JMP OVER

NOP U JMP FETCH

OVER: NOP I CALL INDRCT

ARTPL U JMP FETCH

Decimal	Binary	F ₁	F ₂	F ₃	LD	BR	AD
4	0000010	000	000	000	10	00	0000110
5	0000101	000	000	000	00	00	1000000
6	0000110	000	000	000	01	01	1000011
7	0000111	000	000	110	00	00	1000000

STORE: ORG 8

NOP I CALL INDRCT

ACTOR U JMP NEXT

INRITE U JMP FETCH

Decimal	Binary	F ₁	F ₂	F ₃	LD	BR	AD
8	0001000	000	000	000	01	01	1000011
9	0001001	000	101	000	00	00	0000010
10	0001010	111	000	000	00	00	1000000
11	0001011	000	000	000	00	00	1000000

EXCHANGE: ORG 12

NOP I CALL INDRCT

READ U JMP NEXT

ACTOR, ARTAG U JMP NEXT

WRITE U JMP FETCH

Decimal	Binary	F ₁	F ₂	F ₃	LD	BR	AD
12	0001100	000	000	000	01	01	1000011
13	0001101	000	100	000	00	00	0001110
14	0001110	100	101	000	00	00	0001111
15	0001111	111	000	000	00	00	1000000