Address Sequencing: >

\* Each instruction has its own microprogram recitive Stored in a given fixed notation in the Control memory to generate microsperations that execute the instructions.

\* The herdwere that Contrels the address sequencing of the Contrel memory weest be Capable of Sequencing the wicre-instructions within a Sub-routine and also be able to breach from one rectine to another.

\*An initial Address that is the address of the firest micro--instruction that activetes the instruction fetch routine is deaded into the CAR, when the lower is turned ON in the Computer.

\* The fetch routine in the sequence by incrementing the Butral Address register to the rest of its micro-instructions. At the end of the fetch reutine, the instruction is in the

instruction register of the Computer.

\* The Control memory must next go to the routine that determines the effective address of the operand askich ban be reached through branch micro-operation based on the bits of the instruction, when the effective address computation routine is completed. The address of the operand is available in the Memory Address register.

He ment step is to generate nicre-operations that execute the instruction letched from the memory. The nicre-operations step to be generated in the Brocessor registers depends on the operational Code Part of the instruction.

The address capability sequences required in the control memory are;


(a) Incrementing the CAR

(b) un conditional branch or Conditional Branch, depending on the status bit conditions.

(c) A mulping from the instruction code tits of the instruction to an address for the control numery, where the necessary routine is located in the memory.

(mapping Procedure is Such, that transforms the instruction code: to control numbery address)

(d). facility for Subocoutine Call & return.



Selection of Address for Contral Memory

The diegram Shews four different Poeths from which the CAR receives the address.

1). The incrementar increments the content of the control address oregistor by I to select the next microoperation rm sequence.

2). Branching is achieved by specifying the branch address in one of the field of wice-operation.

3). Conditional branching is obtained by using a land of the mioro-production to select the specific status bit.

4). An external address is transferred into the Control memory via mopping logic circuit.

5). The return address for a subroutine is stored in a special agaster called Sub-routine register (SBR). for storing the the return address during a SBR Call and restoring the address during a SBR return.

## Microprogram Example:

To Generale the nivrocode for the Control memory is Called nuverprogramming and is a Process Similar to Conventional machine language Brogramming. To appreciate this Process, we study here a simple digital Computer.

Computer Configuration! > The Basic digital Computer & Consist

of two memory unit!


(a) Main Memory for Storing instructions and data.

(b) Control Memory for storing the microprogram.

\* Four Registers PC (Program Counter), address register AR, data register DR, and accumulator register AC, are associated with Processor unit.

\* Two registers CAR (contral address register) and SBR Subroutine register care associated with Contral Unit.

\*. The Contral memory and its registers are organized as a microprogrammed contral unit.



\* Dh can receive information from AC, PC or memory. \* Ah can receive information from PC or DR. PC can receive information only from Ah.

\*. The arcitmetic, logic, and shift unit Verforms microoperations with data from AC and DR and Blacks the

result in AC.

La Computer Instructions!

	15	14	111	10		0
	I	OPC	ode	Add	bus	
(a) Instruction formet (16-bits)						(16-biss)
9	16 !	3	10	8	6	6
F <sub>1</sub>	$ f_2 $	F3	CA	BR	AD	

F1, F2, F3: Mivrooperation fields

CD: Condition for branching

BR: Branch field

AD! Address field.

(b) Mivroimstruction code format (20-bits)

Symbols and Binary Code for Mirainstruction fields:

	V .					
	F	Microoperation	Symbol			
1	000	None	NOPE (No operation)			
	001	ACK-AC+DR	ADD			
	010	ACK-O	CLRAC (Clear AC)			
	011	ACK ACTI	INCAC (Increment AC)			
	100	ACK-DR	DRTAC (OR copy to AC)			
	101	AR-AR (0-10)	DRTAR (DR GPY to AR)			
	110	AR CPC	PCTAR (PC Copy to AR)			
	111	M[AR] L-DR	WRITE			
8	111					