writeup.md


Setup

- 1. Compile the verilog files with $\ \mbox{make}$
- 2. Run the test cases using make test
- 3. Waveforms can be inspected with ${\tt gtkwave}\ {\tt some-file.vcd}$

Results


Adder

а	b	carryin	carryout	sum	Expected carryout	Expected sum
0	0	0	0	0	0	0
0	0	1	0	1	0	1
0	1	0	0	1	0	1
0	1	1	1	0	1	0
1	0	0	0	1	0	1
1	0	1	1	0	1	0
1	1	0	1	0	1	0
1	1	1	1	1	1	1



Decoder

En	Α0	A 1	00	01	02	О3	Expected Output
0	0	0	0	0	0	0	All false
0	1	0	0	0	0	0	All false
0	0	1	0	0	0	0	All false
0	1	1	0	0	0	0	All false
1	0	0	1	0	0	0	O0 Only
1	1	0	0	1	0	0	O1 Only
1	0	1	0	0	1	0	O2 Only
1	1	1	0	0	0	1	O3 Only



Multiplexer

address0	address1	in0	in1	in2	in3	out	Expected Output
0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	1	0	0	0
0	0	0	0	1	1	0	0
0	0	0	1	0	0	0	0
0	0	0	1	0	1	0	0
0	0	0	1	1	0	0	0
0	0	0	1	1	1	0	0

address0	address1	in0	in1	in2	in3	out	Expected Output
0	0	1	0	0	0	1	1
0	0	1	0	0	1	1	1
0	0	1	0	1	0	1	1
0	0	1	0	1	1	1	1
0	0	1	1	0	0	1	1
0	0	1	1	0	1	1	1
0	0	1	1	1	0	1	1
0	0	1	1	1	1	1	1
0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0
0	1	0	0	1	0	1	1
0	1	0	0	1	1	1	1
0	1	0	1	0	0	0	0
0	1	0	1	0	1	0	0
0	1	0	1	1	0	1	1
0	1	0	1	1	1	1	1
0	1	1	0	0	0	0	0
0	1	1	0	0	1	0	0
0	1	1	0	1	0	1	1
0	1	1	0	1	1	1	1
0	1	1	1	0	0	0	0

address0	address1	in0	in1	in2	in3	out	Expected Output
0	1	1	1	0	1	0	0
0	1	1	1	1	0	1	1
0	1	1	1	1	1	1	1
1	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	0	1	1	0	0
1	0	0	1	0	0	1	1
1	0	0	1	0	1	1	1
1	0	0	1	1	0	1	1
1	0	0	1	1	1	1	1
1	0	1	0	0	0	0	0
1	0	1	0	0	1	0	0
1	0	1	0	1	0	0	0
1	0	1	0	1	1	0	0
1	0	1	1	0	0	1	1
1	0	1	1	0	1	1	1
1	0	1	1	1	0	1	1
1	0	1	1	1	1	1	1
1	1	0	0	0	0	0	0
1	1	0	0	0	1	1	1

address0	address1	in0	in1	in2	in3	out	Expected Output
1	1	0	0	1	0	0	0
1	1	0	0	1	1	1	1
1	1	0	1	0	0	0	0
1	1	0	1	0	1	1	1
1	1	0	1	1	0	0	0
1	1	0	1	1	1	1	1
1	1	1	0	0	0	0	0
1	1	1	0	0	1	1	1
1	1	1	0	1	0	0	0
1	1	1	0	1	1	1	1
1	1	1	1	0	0	0	0
1	1	1	1	0	1	1	1
1	1	1	1	1	0	0	0
1	1	1	1	1	1	1	1

