
Introduction

ECE 285 GPU Programming


Cheolhong An


Parallel computing is everywhere even in the your phone



Free lunch is over


- CPU clock speed is bounded at 5Ghz
 - 1) Power wall
 - 2) Instruction-level parallelism
 - 3) Memory wall
- Performance gain with faster clock speed is over
- Performance improvement can be achieved by parallelism






https://herbsutter.com/welcome-to-the-jungle/

Xeon: SIMD processors




Intel: Heterogeneous processor




https://www.nextplatform.com/2016/03/14/intel-marrying-fpga-beefy-broadwell-open-compute-future/


Xilinx: Multicore processors + FPGA



Xilinx: Adaptive Compute Acceleration Platform(AI FPGA)


- Programable GPU (SIMD)
- Virtex FPGA (high performance) -> Versal FPGA (AI processor)





Epiphany-V: A 1024 processor 64-bit RISC System-On-Chip

1024 64-bit RISC processors






POWER9 – Premier Acceleration Platform




POWER9

PowerAccel

- Extreme Processor / Accelerator Bandwidth and Reduced Latency
- Coherent Memory and Virtual Addressing Capability for all Accelerators
- OpenPOWER Community Enablement Robust Accelerated Compute Options
- State of the Art I/O and Acceleration Attachment Signaling
 - PCle Gen 4 x 48 lanes 192 GB/s duplex bandwidth
 - 25G Link x 48 lanes 300 GB/s duplex bandwidth
- Robust Accelerated Compute Options with OPEN standards
 - On-Chip Acceleration Gzip x1, 842 Compression x2, AES/SHA x2
 - CAPI 2.0 4x bandwidth of POWER8 using PCIe Gen 4
 - NVLink 2.0 Next generation of GPU/CPU bandwidth and integration
 - New CAPI High bandwidth, low latency and open interface using 25G Link




Nvidia GPU




84 SM cores

High Performance Computing Applications



TEN YEARS OF GPU COMPUTING



COMPUTEWORKS

LIBRARIES

cuBLAS cuSPARSE cuRAND NPP cuSOLVER NCCL cuFFT nvGRAPH

DIRECTIVES



DEEP LEARNING

cuDNN
TensorRT
NVIDIA Digits
DeepStream SDK

LANGUAGE INTEGRATIONS





NVIDIA GPU FAMILIES





TESLA



GEFORCE




TEGRA




Nvidia GPU types







GPU processor generations




CUDA Libraries

cuBLAS-XT NVBLAS



cuFFT-XT



cuSPARSE cuSOLVER AMGX



cuDNN



cuRAND



THRUST



NPP



NVENC



NVBIO



CUDA Parallel Computing Platform

www.nvidia.com/getcuda

Programming Approaches

Libraries

"Drop-in"
Acceleration

OpenACC Directives

Easily Accelerate Apps

Programming Languages

Maximum Flexibility

Development Environment



Nsight IDE Linux, Mac and Windows GPU Debugging and Profiling CUDA-GDB debugger NVIDIA Visual Profiler

Open Compiler Tool Chain



Enables compiling new languages to CUDA platform, and CUDA languages to other architectures

Hardware Capabilities



SMX

Dynamic Parallelism



HyperQ



GPUDirect



What is CUDA?

CUDA Architecture

Expose GPU parallelism for general-purpose computing Retain performance

■ CUDA C/C++

Based on industry-standard C/C++

Small set of extensions to enable heterogeneous programming

(CPU code + GPU code)

Straightforward APIs to manage devices, memory and graphics etc.

■ This course introduces CUDA C/C++

Efficient CUDA programming

- Picking or developing good algorithms
 Domain Knowledge
 Parallelize the algorithms for the specific applications
- Basic principles
 Block partitions, memory access pattern, cache-aware coding
- Architecture specific optimization shuffle operation, cache control
- Instruction-level optimization (Pseudo) Assembly (ex. ptx)


Impart to performance

What makes parallel programming hard?

- "Serial illusion" or "Serial traps"
 Every HW is naturally parallel, but has been programmed serially
- Task execution in parallel programs is not deterministic
- Automatic parallelization from a serial code is very limited
 The complier weakness to parallel computing (only AVX instructions, ILP)
 OS can schedule multiple threads to different programs
- Still, Human can program
- But, There are some programming languages to help parallel programming at the high-level

OpenACC, OpenMP (eg. #pragma omp parallel private(nthreads, tid))

Machine learning framework with CUDA



AD: Automatic differentiation

Think Parallel

Shift in thinking from serialized algorithms to parallel algorithms

References

■ Ian Foster, Designing and Building Parallel Programs: Concepts and Tools for Parallel Software Engineering, 1995, Addison-Wesley Longman Publishing Co., Inc