




Figure 1: WONDA pipeline on 2148_1.c. The raw verifier output (V_0) is normalized (V_1); the LLM then states the bitwise-accumulation closed form and drops redundant modulo constraints (V_2): $T == (1LL \ll i) - 1$, a 298× character reduction with **1.5×** verification speedup.