




Figure 1: WONDA pipeline on 8353_1.c. The raw verifier output (V_0) is normalized (V_1); the LLM then bounds the digit-sum loop using the input magnitude and non-negativity (V_2): $0 \leq \text{temp} \ \&\& \ \text{sum} \leq 27$, a $236\times$ character reduction with $1.2\times$ verification speedup.