



Giving LOW signal to the RESET pin will reset the FPGA to an initial state