Program Highlights			
19th August 2012 (Sunday)			
1:30PM2:00PM			
2:00PM3:00PM		(Ph. D. Forum)	
3:00PM4:30PM	Session – 02 (SSProjects)	ISVLSI Committee Meeting	
	20th August 2012 (Mo	onday)	
8:00AM 8:30AM	Registration	n, Breakfast	
8:30AM 8:45AM	Inaugur	al Event	
8:45AM 9:45AM	Keynote	Address	
9:45AM 10:00AM	Bro	eak	
10:00AM 11:00AM	Session – 03 (NoC)	Session – 04 (Thermal)	
11:00AM 12:30PM	Session – 05 (SSCypto-Architecture)	Session - 06 (SSRRAM)	
12:30PM 2:00PM	Lui	nch	
2:00PM 3:00PM	Session – 07 (Logic-Synthesis)	Session – 08 (Advanced-Circuit)	
3:00PM 4:00PM	Session – 09 (Emerging-Technology)	Session – 10 (Hardware-Security)	
4:00PM 4:15PM	Tea	break	
4:15PM 5:00PM	Plenary Talk 1		
5:00PM 6:00PM	Session – 11 (Reliability)	Session – 12 (Reversible-Design)	
6:00PM - 6:30PM		eak	
6:30PM 8:30PM	Symposiu	m Banquet	
	21st August 2012 (Tue	esday)	
8:00AM 8:30AM	Registration	n, Breakfast	
8:30AM 9:15AM	Plenary	Talk 2	
9:15AM 10:15AM	Session – 13 (Datapath-Design)	Session – 14 (Design-Archictrure)	
10:15AM 11:15AM	Session – 15 (Analog-Design)	Session – 16 (SSParser)	
11:15AM – 12:15PM	Session – 17 (Design-Fabric)	Session – 18 (Design-Modeling)	
12:15PM 1:45PM	```	nch	
1:45PM 2:30PM	Plenary Talk 3		
2:30PM 4:00PM	Session – 19 (SSSecure-Systems)	Session – 20 (SSEMT)	
4:00PM 5:30PM	Session 21 (SSNVM)	(22 =)	
5:30PM 5:45PM	,	osing Remarks	

## 

Program Schedule			
19th August 2012 (Sunday)			
1:30PM- -2:00PM	Delegate Arrival and Registration		
2.001 101	Session 01		
	Session Title: Ph. D. Forum		
Session Chair: Michael Hübner, michael.huebner@ruhr-uni-bochum.de, Institute of Technology, Germany  Papers:		el.huebner@ruhr-uni-bochum.de, Karlsruhe	
2:00PM- -3:00PM	,		
Daniel Limbrick: Impact of Logic Synthesis on Soft Er Integrated Circuits		nthesis on Soft Error Rate of Digital	
	Himanshu Thapliyal and Nagarajan Ranganathan: Design, Synthesis and Test of Reversible Circuits for Emerging Nanotechnologies		
	Sudip Roy, Partha P. Chakrabarti, and Bhargab B. Bhattacharya: Algorithms for On-Chip Solution Preparation using Digital Microfluidic Biochips		
	Session – 02		
	Session Title: Projects		
	Session Chair: Juergen Becker, juergen.becker@kit.edu, Karlsruhe Institute of Technology		
3:00PM- -4:30PM	Jürgen Becker: Architecture oriented paraLlelization for high performance embedded Multicore systems using scilAb	ISVLSI Committee Meeting	
	Gabriel Marchesan Almeida: FlexTiles: A self-adaptive heterogeneous many-core architecture based on flexible tiles		
	Zlatko Petrov: Rendering FPGAs to Multi-Core Embedded Computing		
	20th August 2012		
8:00AM	Registration	on, Breakfast	
8:30AM			

8:30AM	Inaugural Event	
8:45AM		
8:45AM	Keynote Address	
9:45AM	Andrew Kahng, abk@cs.ucsd.edu, The University of California San Diego, Title: DfX	
	and Signoff: The Coming Challenges and C	Opportunities
9:45AM	Bre	eak
10:00AM		
10:00AM	Session – 03	Session – 04
11:00AM	Session Title: NOC/Router Design	Session Title: Thermal Analysis and 3D IC Design
	Session Chair: Soumyaroop Roy, soumyaroop.roy@amd.com, AMD and Mentor Graphics, Kunal_Ganeshpure@mentor.com  Papers:	Session Chair: Aida Todri, todri@lirmm.fr, French National Center for Scientific Research, France and Helena Silva, helena.silva@uconn.edu, University of Connecticut
	Maryam Bahmani, Abbas Sheibanyrad, Frederic Petrot, Florentine Dubois, and Paolo Durante: A 3D-NoC Router Implementation exploiting Vertically-Partially-Connected Topologies	Papers:  Bing Shi, Ankur Srivastava, and Avram Bar-Cohen: Hybrid 3D-IC Cooling System Using Micro-Fluidic Cooling and Thermal TSVs
	Vinitha Palaniveloo and Arcot Sowmya: Formal estimation of worst case communication latency in a Network on chip	Eric Guthmuller, Ivan Miro-Panades, and Alain Greiner: Adaptive Stackable 3D Cache Architecture for Manycores
	Marios Evripidou, Chrysostomos Nicopoulos, Vassos Soteriou, and Jongman Kim: Virtualizing Virtual Channels for Increased Network-on- Chip Robustness and Upgradeability	Kunal Ganeshpure and Sandip Kundu: Reducing Temperature Variation in 3D Integrated Circuits using Heat Pipes
	Infall Syafalni and Tsutomu Sasao: A Fast Head-Tail Expression Minimizer for TCAM Reduction—Application to Packet Classification	Simone Corbetta, Davide Zoni, and William Fornaciari: A Temperature and Reliability Oriented Simulation Framework for Multi-Core Architectures
11:00AM	Session – 05	Session – 06
12:30PM	Session Title: VLSI Architectures, Designs, and Implementations of Cryptographic Systems for Constrained Resources Environments	Session Title: RRAM and Computing  Session Chairs: Dhireesha Kudithipudi, dxkeec@rit.edu, Rochester Institute of Technology and Garrett S. Rose,
	Session Chair:	garrett.rose@rl.af.mil, Airforce research

Nicolas Sklavos. nsklavos@ieee.org. Laboratory Technological Educational Institute of Patras, Greece Papers: Papers: Rashmi Jha and Branden Long: Understanding the **Switching Mechanism in Transition Metal Oxide** Neil Hanley and Maire O'Neill: Hardware Comparison of the ISO/IEC 29192-2 **Based ReRAM Devices Block Ciphers** A. Faraclas, N. Williams, F. Dirisaglik, K. Cil. A. Gokirmak, and H. Silva: Ignacio Algredo-Badillo, Claudia Feregrino, Miguel Morales, and René Operation dynamics of phase-change Cumplido: Throughput and Efficiency memory cells and the role of access Analysis of Unrolled Hardware devices **Architectures for the SHA-2 Family** Jeyavijayan Rajendran, Garrett S. Rose, Kitsos, N. Sklavos, Ρ. and Ο. Ramesh Karri, and Miodrag Potkonjak: VLSI Memristor-based Koufopavlou: Design and Nano-PPUF: Α **Security Primitive Implementation** of Homophonic **Security System** Ganesh Khedkar and Dhireesha Kudithipudi: **RRAM** motifs for mitigating power-attacks in 3D-IC's 12:30PM Lunch 2:00PM Session - 08 2:00PM Session - 07 3:00PM Session Title: Logic Synthesis and Session Title: Advanced Circuit Testing **Design Techniques** Session Chair: Soumyaroop Roy, Session Chair: Xiaowei Li. soumyaroop.roy@amd.com, AMD and lxw@ict.ac.cn, Chinese Academy of Mahadevan Gomathisankaran, Sciences, China and Helena Silva, mgomathi@unt.edu, University of North helena.silva@uconn.edu, University of Texas Connecticut Papers: Papers: Maciej Nikodem, Marek Bawiec, Arunkumar Vijayakumar, Raghavan and Janusz Biernat: **Synthesis** Kumar, and Sandip Kundu: On Design of Low Cost Power Supply Noise **Multithreshold Threshold Gates** Detection Sensor for Yingying Zhang, Emmanuel Rodriguez, Microprocessors Hao Zheng, and Chris Myers: Improvement in Partial Order Arun A. Balakrishnan, V. Suresh Babu **Reduction Using Behavioral Analysis** and M. R. Baiju: Analog CMOS Implementation **Fast Fourier** of Kunal Ganeshpure and Sandip Kundu: A Transform **Using Current Mirror** DFT Methodology for Repairing Circuits

	Embedded Memories of Large MPSoCs	Trivikrama Rao, Ashudeb Dutta,
	Sanga Chaki, Chandan Giri, and Hafizur Rahaman: Binary Difference Based Test Data Compression for NoC Based SoCs	Shivgovind Singh, Arijit De, and Bhibu Dutta Sahoo: A Tuneable CMOS Pulse Generator For Detecting The Cracks In Concrete Walls
		Xuelian Liu and John F. McDonald: A Wide Band Locking Range Quarter-Phase Generator PLL Using 0.13um BiCMOS Techology
3:00PM	Session – 09	Session – 10
4:00PM	Session Title: Emerging Circuit Technologies	Session Title: Hardware Security
	Session Chairs: Aida Todri, todri@lirmm.fr, French National Center for Scientific Research, France, and Ashok Srivastava, eesriv@lsu.edu, Louisiana State University	Session Chair: Ambar Sarkar, ambar.sarkar@paradigm-works.com, Paradigm Works and Kunal Ganeshpure, Mentor Graphics, Kunal Ganeshpure@mentor.com
	Papers:	Papers:
	Amlan Chakrabarti, Chiachun Lin, and Niraj Jha: <b>Design of Quantum Circuits</b> <b>for Random Walk Algorithms</b>	Apostolos Fournaris and Odysseas Koufopavlou: Protecting CRT RSA against Fault and Power Side Channel Attacks
	Mahesh Poolakkaparambil, Jimson Mathew, and S. P. Mohanty: An Investigation of Concurrent Error Detection over Binary Galois Fields in CNTFET and QCA Technologies	Raghavan Kumar, Vinay C Patil, and Sandip Kundu: On Design of Temperature Invariant Physically Unclonable Functions based on Ring Oscillators
	Mohsen M. Arjmand, Mohsen Soryani, Keivan Navi, and Mohammad A. Tehrani: A Novel Ternary-to-Binary Converter in Quantum-dot Cellular Automata	Domenic Forte and Ankur Srivastava:  Manipulating Manufacturing  Variations for Better Silicon-Based  Physically Unclonable Functions
	Ravindhiran Mukundrajan, Matthew Cotter, Vinay Saripalli, Mary Jane Irwin, Suman Datta, and Vijaykrishnan Narayanan: Ultra Low Power Circuit Design using Tunnel FETs	Yuejian Fang and Zhonghai Wu: A New Parallel Processor Architecture for Genus 2 Hyperelliptic Curve Cryptosystems
4:00PM	Tea b	oreak
4:15PM		
4:15PM	Plenary <sup>*</sup>	Talk – 1
5:00PM	Fadi Kurdahi, kurdahi@uci.edu, University of California, Irvine, Title: Application-	

	aware System Design for late and post silicon eras		
5:00PM	Session – 11	Session – 12	
6:00PM	Session Title: Reliability and fault tolerance	Session Title: Reversible Design technologies	
	Session Chairs: Aswin Sreedhar, aswin.sreedhar@intel.com, Intel Corporation and Jiang Xu, iiang.xu@ust.hk, The Hong Kong University of Science and Technology	Session Chair: Ambar Sarkar, ambar.sarkar@paradigm-works.com, Paradigm Works and Ashok Srivastava, eesriv@lsu.edu, Louisiana State University	
	Papers:	Papers:	
	Hong Luo, Yu Wang, Yu Cao, Yuan Xie, Yuchun Ma, and Huazhong Yang: Temporal Performance Degradation under RTN: Evaluation and Mitigation for Nanoscale Circuits	Chetan Vudadha, P. Sai Phaneendra, V. Sreehari, Syed Ershad Ahmed, N. Moorthy Muthukrishnan, and M. B. Srinivas: Design of Prefix-Based Optimal Reversible Comparator	
	Rishad A Shafik, Bashir M. Al-Hashimi, Jimson Mathew, Dhiraj Pradhan, and Saraju Mohanty: RAEF: A Power Normalized System-level Reliability Analysis and Estimation Framework	Saurabh Kotiyal, Himanshu Thapliyal, and Nagrajan Ranganathan: Mach- Zehnder: Interferometer Based All Optical Reversible NOR Gates	
	Tao Jin and Shuai Wang: Aging-Aware Instruction Cache Design by Duty Cycle Balancing	Robert Wille, Mathias Soeken, Eleonora Schönborn, and Rolf Drechsler: Circuit Line Minimization in the HDL-based Synthesis of Reversible Logic	
		Matthew Morrison and Nagarajan Ranganathan: Analysis of Reversible Logic Based Sequential Computing Structures using Quantum Mechanics Principles	
6:00PM	Bre	ak	
6:30PM			
6:30PM	Symposiun	n Banquet	
8:30PM			
	21st August 2012 (Tuesday)		
8:00AM	Registration, Breakfast		
8:30AM			
8:30AM	Plenary <sup>*</sup>	Talk – 2	
9:15AM	Abhijit Chatterjee, abhijit.chatterjee@ece.gatech.edu, The Georgia Institute of Technology, Title: RF/Mixed-Signal Real-Time Adaptation for Error Resilience, Low		

	Power and Performance	
9:15AM	Session – 13	Session – 14
	06331011 – 13	06331011 = 14
10:15AM	Session Title: Datapath Design and Partitioning	Session Title: Design Architecture
	Session Chair: Bill Bowhill, bill.bowhill@intel.com, and Spyros Tragoudas, spyros@engr.siu.edu, University Carbondale	Session Chair: Xiaowei Li, Ixw@ict.ac.cn, Chinese Academy of Sciences, China and Chandramouli Gopalakrishnan, Synopsys gcmouli@synopsys.com
	Papers:	Papers:
	Chetan Vudadha, P. Sai Phaneendra, Syed Ershad Ahmed, V. Sreehari, N. Moorthy Muthukrishnan, and M. B. Srinivas: Design and Analysis of Reversible Ripple, Prefix and Prefix-Ripple Hybrid Adders	Venkateswaran Nagarajan, Vinesh Srinivasan, Ramsrivatsa Kannan, Prashanth Thinakaran, Rajagopal Hariharan, Bharanidharan Vasudevan, Nachiappan Chidambaram Nachiappan, Karthikeyan Palavedu Saravanan, Aswin Sridharan, Vigneshwaran
	Matthew Morrison, Matthew Lewandowski, and Nagarajan Ranganathan: Design of a Tree-Based Comparator and Memory Unit Based	Sankaran, Vignesh Adhinarayanan, V.S. Vignesh, and Ravindhiran Mukundrajan: Compilation Accelerator on Silicon
	on a Novel Reversible Logic Structures  Tung Thanh Hoang and Per Larsson-Edefors: Data-Width-Driven Power	Oliver Arnold, Benedikt Nöthen, and Gerhard Fettweis: Instruction Set Architecture Extensions for a Dynamic Task Scheduling Unit
	Gating of Integer Arithmetic Circuits	Venkateswaran Nagarajan, Rajagopal Hariharan, Vinesh Srinivasan, Ram
	Yu Jiang, Hehua Zhang, Xun Jiao, Xiaoyu Song, William N. N. Hung, Ming Gu, and Jiaguang Sun: Uncertain Model and Algorithm for Hardware/Software Partitioning	Srivatsa Kannan, Prashanth Thinakaran, Vigneshwaren Sankaran, Bharanidharan Vasudevan, Ravindhiran Mukundrajan, Nachiappan Chidambaram Nachiappan, Aswin Sridharan, Karthikeyan Palavedu Saravanan, Vignesh Adhinarayanan, and Vignesh Veppur Sankaranarayanan: SCOC IP Cores for Custom Built Supercomputing Nodes
		Marco Aurelio Nuño Maganda, Miguel Arias-Estrada, Cesar Torres-Huitzil, Hector Aviles-Arriaga, Yahir Hernandez- Mier, and Miguel Morales-Sandoval: A Hardware Architecture for Image Clustering Using Spiking Neural Networks

10:15AM	Session - 15	Session – 16
 11:15AM	Session Title: Analog Design  Session Chairs: Alex K. Jones, akjones@pitt.edu, University of Pittsburgh and Aswin Sreedhar, aswin.sreedhar@intel.com, Intel	Session Title: Methodology for Efficient Multi-threading of Parsers in EDA Tools  Session Chair: Chandramouli Gopalakrishnan, Synopsys gcmouli@synopsys.com
	Papers:  Geng Zheng, Saraju Mohanty, and Elias Kougianos: Metamodel-Assisted Fast and Accurate Optimization of an OP-AMP for Biomedical Applications  Arnab Khawas and Siddhartha Mukhopadhyay: Variance Optimization of CMOS OpAmp Performances using Experimental Design Approach  Oghenekarho Okobiah, Saraju Mohanty, Elias Kougianos, Oleg Garitselov, and Geng Zheng: Stochastic Gradient Descent Optimization for Low Power Nanoscale CMOS Thermal Sensor	Papers:  Prakash Shanbag, Saibal Ghosh, and Chandramouli Gopalakrishnan, Methodology for efficient Multithreading in EDA Parsers  Prakash Shanbag, Saibal Ghosh, and Chandramouli Gopalakrishnan, A Case Study in developing an efficient Multi-threaded EDA Parser - Synopsys SDF Parser
11:15AM	Design Session – 17	Session – 18
	Session Title: Design Fabric and Microfluidic Design  Session Chair: Bill Bowhill, Intel Corporation, bill.bowhill@intel.com, and Alex K. Jones, akjones@pitt.edu, University of Pittsburgh  Papers:	Analysis
	Luca Montesi, Zeljko Zilic, Takahiro Hanyu, and Daisuke Suzuki: Building Blocks to Use in Innovative non-Volatile FPGA Architecture Based on MTJs.  Takahiro Watanabe and Minoru Watanabe.: 0.18 um CMOS process high-sensitive differential optically reconfigurable gate array VLSI	Papers:  Oghenekarho Okobiah, Saraju Mohanty, and Elias Kougianos: Geostatistical-Inspired Metamodeling and Optimization of Nano-CMOS Circuits  John Lee, Puneet Gupta, and Fedor Pikus: Parametric Hierarchy Recovery in Layout Extracted Netlists

	Debasis Mitra, Sudip Roy, Krishnendu Chakrabarty, and Bhargab B. Bhattacharya: On-Chip Sample Preparation with Multiple Dilutions using Digital Microfluidics  Pranab Roy, Rupam Bhattacharjee, Hafizur Rahaman and Parthasarathi Dasgupta: A new algorithm for routing-aware net placement in cross-referencing digital microfluidic biochips	Raul Chipana, Eduardo Chielle, Fernanda Kastensmidt, Jorge Tonfat, and Ricardo Reis: Evaluating Circuit Error Probability Due to SET in Clock Tree Networks  Chandra Babu Dara, Themistoklis Haniotakis, and Spyros Tragoudas: Delay Analysis for an N-Input Current Mode Threshold Logic Gate
12:15PM 	Lun	ch
1:45PM	Discount	Tall. 2
1:45PM 	Plenary <sup>*</sup>	1 alk – 3
2:30PM	Fabio Campi, fabio.campi@st.com, ST Mic Opportunities for Architecture Design	croelectronics, Title: The Low Power Era:
2:30PM	Session – 19	Session – 20
4:00PM	Session Title: New Techniques for Secure Embedded Systems	Session Title: System Innovations with Emerging Memory Technologies
	Session Chair: Mahadevan Gomathisankaran, mgomathi@unt.edu, University of North Texas	Session Chair: Vijaykrishnan Narayanan, vijay@cse.psu.edu, The Pennsylvania State University
	Papers:	Papers:
	Ashok Srivastava and Rajiv Soundararajan: <b>Testing of Trusted</b> <b>CMOS Data Converters</b>	Xiuyuan Bi, Hai Li, and Jae-Joon Kim: Analysis and Optimization of Thermal Effect on STT-RAM Based 3-D Stacked Cache Design
	Pei-Wen Luo, Tao Wang, Chin-Long Wey, Liang-Chia Cheng, Bih-Lan Sheu, and Yiyu Shi: Reliable Power Delivery System Design for Three-Dimensional	Zili Shao, Naehyuck Chang, and Nikil Dutt: PTL: PCM Translation Layer
	Integrated Circuits  Mahadevan Gomathisankaran and Akhilesh Tyagi: A Novel Design of Secure and Private Circuits	Hyung Gyu Lee, Seungcheol Baek, Jongman Kim, and Chrysostomos Nicopoulos: A Compression-based Hybrid MLC/SLC Management Technique for Phase-Change Memory Systems
	Arun K. Kanuparthi, Ramesh Karri, Gaston Ormazabal, and Sateesh K. Addepalli: A Survey of Microarchitecture Support for Embedded Processor Security	Matt Poremba and Yuan Xie: NVMain: An Architectural-Level Main Memory Simulator for Emerging Non-volatile Memories

4:00PM	Session 21	
5:30PM	Session Title: Hardware-Software Codesign for Emerging NVM	
	Session Chair: Hai (Helen) Li, <a href="mailto:hli@poly.edu">hli@poly.edu</a> , Polytechnic Institute of NYU	
	Papers:	
	Zili Shao, Yongpan Liu, Yiran Chen, and Tao Li: Utilizing PCM for Energy and Power Optimization in Embedded Systems	
	Yong Li and Alex K. Jones: Cross-Layer Techniques for Optimizing Systems Utilizing Memories with Asymmetric Access Characteristics	
	Qingan Li, Liang Shi, Jianhua Li, Chun Jason Xue, and Yanxiang He: Code Motion for Migration Minimization in STT-RAM Based Hybrid Cache	
5:30PM	ISVLSI 2012 Clo	sing Remarks
 5:45DM		
5.30PM  5:45PM	15VLSI 2012 CIC	osing Kemarks