Introduction to Verilog:


From code to FPGA

Beatriz Garrido









Utility





What's the difference?







Hello World


```
module hello_world();
     initial begin
     $display ("Hello World!");
     $finish; // stop the simulator
    end
endmodule
```





Verilog Basis

```
if (condition) begin
    out = x;
end
else begin
    out = y;
end
```



or more simply:

assign out = (condition) ? x : y:





Loops

```
while (this_cond) begin
    $display ("This is going great!");
end
```

for (i = 0; i < 16; i = i +1) begin \$display ("Current value of i is %d", i);

end





Operators

Operator Type	Operator Symbol	Operation Performed	
Arithmetic	*	Multiply	
	1	Division	
	+	Add	
	-	Subtract	
	%	Modulus	
Logical	!	Logical negation	
	&&	Logical and	
	II	Logical or	

Operator Type	Operator Symbol	Operation Performed
Equality	==	Equality
	!=	inequality
Shift	>>	Right shift
	<<	Left shift
Relational	>	Greater than
	<	Less than
	>=	Greater than or equal
	<=	Less than or equal

Operator Type	Operator Symbol	Operation Performed	
Reduction	~	Bitwise negation	
	~&	nand	
	1	or	
	~	nor	
	٨	xor	
	^~ OR ~^	xnor	
Concatenation	0	Concatenation	





Switch Cases

```
case (two_bit_variable)
```

2'b00: \$display ("print1"); //if the variable has value 00 do this thing

2'b01: \$display ("print2"); //if the variable has value 01 do this other thing


default: \$display ("print3"); //don't forget this one

endcase





Bit Values



Binary

→ 8'b0000_0000

Hexadecimal

- → 32'h0a34_40f1
- → 16'ha630

Decimal

→ 32'd42



representing size in bits




Simple combinational example

wire a, b, y;

assign y = a & b;

endmodule







Modules inside Modules

module and_gate(input in1, input in2, output out);

```
module mux( input x, y, condition, output out);
wire a, b, c;
```

not_gate dut(.in(condition), .out(a))


and_gate dut(.in1(x), .in2(a), .out(b));

and_gate dut(.in1(condition), .in2(y), .out(c));

or_gate dut(.in1(b), .in2(c), .out(out));

endmodule





Wires and Registers

```
input a, b;
output c;
wire a, b, c;

assign a = b ^ c;
// less common, but reg can also appear on assigns
```


```
module circuit (
      input clk, a, reset,
      output y);
      reg y;
      wire a;
      always @ (posedge clk ) begin
             if (reset == 0) begin
             end else begin
                    y \le a;
             end
      end
```


endmodule







Always @ block





Sequential vs. Combinational







Test Benches

```
module simple_example(
       input a,
       input b,
       output y
      );
      assign y = a & b;
     endmodule
В
```

```
module and_tb();
      reg a;
                                                    module
                                                    instantiation
      reg b;
      wire y;
      simple_example DUT(a,b,y);
      initial begin
             $monitor("a=%b, b=%b, y=%b", a, b, y);
             a=0; b=0; #10;
             a=0; b=1; #10;
                                              delay 10
             a=1; b=0; #10;
                                              units of
             a=1; b=1; #10;
                                              time
             $finish;
      end
endmodule
```





Self-checking Testbench

```
module testbench();
  reg a, b;
  wire y;
  sillyfunction DUT(.a(a), .b(b), .y(y));
  initial begin
        a=0; b=0; #10; //apply input, wait
        if (y!==0) $display("00 failed"); //check
        a=1; #10;
        if (y!==0) $display("001 failed");
        b=1; a=0; #10;
        if (y!==0) $display("010 failed");
        //etc.. etc..
  end
endmodule
```





Let's practice!





Please install Icarus Verilog



Linux:

> sudo apt install iverilog

Windows:

http://bleyer.org/icarus/

MasOS:

http://macappstore.org/icarus-verilog/

You can install Verilog HDL extension on Visual Studio Code:







<TÍTULO> <SUBTÍTULO>

se windows nao der:

https://www.howtogeek.com/249966/how-to-install-and-use-the-linux-bash-shell-on-windows-10/

>sudo apt update


>sudo apt upgrade





Let's Practice

Try and write the Verilog code and TestBench for an and gate with 4 bit inputs:




To run your code, write these commands on the terminal:

- > iverilog tb_name.v
- > ./a.out







Try and write the Testbench for this code

```
module fulladder(
    input x,
    input y,
    input cin,

    output A,
    output cout
);
    assign {cout,A} = cin + y + x;
endmodule
```

Carry in	Input y	Input x	Carry out	Output A
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1





Solution

https://github.com/ieeeupsb/workshop-verilog/blob/master/ex3/fulladder_tb.v





Sequential circuit exercises


Write a sequential circuit that passes this TestBench:

https://github.com/ieeeupsb/workshop-verilog/blob/master/ex4/counter_tb.v





For the Pros







For the Pros

https://github.com/ieeeupsb/workshop-verilog/tree/master/ex5





Want to learn more?

http://www.asic-world.com/verilog





Thank you!

nuieee@fe.up.pt nuieee.fe.up.pt facebook.com/ieeeupsb



