

# INSTITUTE OF ENGINEERING AND TECHNOLOGY DAVV, INDORE



## CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

### 4 BIT LEFT SHIFT REGISTER

**Submitted to:-**

Dr. Vaibhav Nema

**Submitted by :-**

Vishal Jaiswal

E&I ( 7th Sem )

Roll no.- 17E7058


Enroll. No. - DE17249

**Register :-** A Register is a collection of flip flops. A flip flop is used to store single bit digital data. For storing a large number of bits, the storage capacity is increased by grouping more than one flip flops.


**Shift Registers :-** Shift Registers are sequential logic circuits, capable of storage and transfer of data. They are made up of Flip Flops which are connected in such a way that the output of one flip flop could serve as the input of the other flip-flop, depending on the type of shift registers being created. D-Flip Flop shift Register

An n-bit shift register can be formed by connecting n flip-flops where each flip flop stores a single bit of data. ... The registers which will shift the bits to left are called “Shift left registers”.

#### LEFT SHIFT REGISTER USING D-FLIPFLOP :-



## LEFT SHIFT REGISTER USING J-K FLIPFLOP :--



> Serial data 1111 provide as input


Table 1				
OPERATION OF SHIFT-LEFT REGISTER				
Shift Pulse	D	C	B	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	1	1	1	1





```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity ShiftReg4bit_beh is
6   Port ( Din,clk,reset : in
7         STD_LOGIC;
8         Q : out STD_LOGIC_VECTOR (3
9         downto 0));
10
11 end ShiftReg4bit_beh;
12 architecture Behavioral of
13   ShiftReg4bit_beh is
14   signal Q_temp:
15     std_logic_vector(3 downto
16     0);
17   begin
18     Process(clk,reset)
19     begin
20       if(reset='1')then
21         Q_temp<="0000";
22       elsif(clk'event and
23         clk='1')then
24         Q_temp<= Din & Q_temp(3
25         downto 1);
26       end if;
27     end process;
28     Q <= Q_temp;
29   end Behavioral;
```

```
1  library IEEE;
2  use IEEE.std_logic_1164.all;
3
4  ENTITY test_ShiftReg4bits IS
5  END test_ShiftReg4bits;
6  ARCHITECTURE
7  test_ShiftReg4bits OF
8  test_ShiftReg4bits IS
9  COMPONENT ShiftReg4bit_beh
10  PORT(din,clk,reset : IN
11  std_logic;
12  Q : OUT std_logic_vector(3
13  downto 0));
14  END COMPONENT;
15  --Inputs
16  signal din : std_logic :=
17  '0';
18  signal clk : std_logic :=
19  '0';
20  signal reset : std_logic :=
21  '0';
22  --Outputs
23  signal Q :
24  std_logic_vector(3 downto 0);
25  BEGIN
26  uut: ShiftReg4bit_beh PORT
27  MAP (din,clk,reset,Q);
28  clk_process :process
29  begin
30  clk <= '0';
31  wait for 10ns;
32  clk <= '1';
33  wait for 10ns;
34  end process;
35  stim_proc: process
36  begin
37  Reset <= '1'; Din<='1';
38  wait for 10ns;
39  Reset <= '0';
40  wait;
41  end process;
42  END;
```



Note: To revert to EPWave opening in a new browser window, set that option on your user page.