

# INSTITUTE OF ENGINEERING & TECHNOLOGY

Devi Ahilya Vishwavidyalaya, Indore



Department of electronics and instrumentation

SESSION: 2017-2021

Subject: circuit design using HDL(EIR7C4)

4 bit left shift register

Roll no. : 17E7051

Enrollment no. - DE17242

SUBMITTED TO:

Dr.Vaibhav neema

SUBMITTED BY:

soumya chouhan

E&I(7th sem)



# 4-BIT LEFT SHIFT REGISTER




Figure 1: Shift Registers (a) JK (b) D-type

# Design code


design.vhd

VHDL Design

```
1  -- Code your design
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  entity bitreg is
7
8      port(
9          serial_in    : in
10             std_logic;
11             clk : in
12             std_logic;
13             temp : in
14             std_logic_vector;
15             q      : out
16             std_logic_vector(3 downto
17             0));
18
19 end bitreg;
20
21 architecture dataflow of
22 bitreg is
23
24 begin
25     process (clk)
26     begin
27         -- q(3) <= temp(3);
28         -- q(2) <= temp(2);
29         -- q(1) <= temp(1);
30         q(0) <= serial_in;
31         q <= temp;
32     end process;
33
34 end dataflow;
```



# Testbench code

```
testbench.vhd  VHDL-Testbench
1  -- code your testbench
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity d_bitreg is
6  end d_bitreg;
7
8  architecture dataflow of
9  d_bitreg is
10     component bitreg is
11     port(
12         serial_in,clk : in
13         std_logic;
14         temp : in
15         std_logic_vector;
16         q : OUT
17         std_logic_vector(3 downto
18         0));
19     end component;
20
21     --Inputs
22     signal serial_in : std_logic
23     := '0';
24     signal clk : std_logic :=
25     '0';
26     signal temp :
27     std_logic_vector(3 downto 0)
28     := "0101";
29
30     --Outputs
31     signal q :
32     std_logic_vector(3 downto 0);
33
34     begin
35         uut: bitreg port map(
36             serial_in => serial_in ,
37             temp => temp,
38             clk => clk,
39             q => q);
40         clk_process :process
41         begin
42             clk <= '0';
43             wait for 10ns;
44             clk <= '1';
45             wait for 10ns;
46         end process;
47         stim : process
48         begin
49             serial_in <= '1';
50             wait for 20ns;
51             wait;
52         end process;
53     end;
```



# EPwave

