

Institute of Engineering and Technology
DAVV



SESSION 2020-21

BRANCH: E&I (7TH SEM)

SUBJECT: CIRCUIT DESIGN USING HDL

SUBJECT CODE: EIR7E1

LAB ASSIGNMENT

Submitted to:

Dr. Vaibhav Neema

Submitted by:

Shefali Saxena

17E7044

DE17235

Data Flow Modeling in VHDL:

For dataflow modeling in VHDL, we specify the functionality of an entity by defining the flow of information through each gate. We primarily use concurrent signal assignment statements and block statements in dataflow modeling.

In this modeling style, the flow of data through the entity is expressed using concurrent (parallel) signal. The concurrent statements in VHDL are WHEN and GENERATE.

Besides them, assignments using only operators (AND, NOT, +, *, sll, etc.) can also be used to construct code.

Concurrent statements are those statements that are executed in parallel. These are the primary choice for modeling the behavior of an entity in the dataflow style.


Finally, a special kind of assignment, called BLOCK, can also be employed in this kind of code.

In concurrent code, the following can be used –

- Operators
- The WHEN statement (WHEN/ELSE or WITH/SELECT/WHEN);
- The GENERATE statement;
- The BLOCK statement

Design of 2 bit adder using Data Flow Modelling

Logic diagram of Basic Half adder:




Logic Expression:

$$S = \bar{A}B + A\bar{B} = A \oplus B$$

$$C = AB$$

Logic Diagram of 2 bit adder:



Truth Table:

Inputs				Outputs		
a1	a0	b1	b0	c	s1	s0
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0

Inputs				Outputs		
a1	a0	b1	b0	c	s1	s0
1	0	0	0	0	0	1
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

Design code:

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

entity H_adder is
port(
a,b : IN std_logic_vector(1 downto 0);
sum,carry : OUT std_logic_vector(1 downto 0));
end H_adder;

architecture dataflow of H_adder is
begin

sum <= a xor b;
carry <= a and b;

end dataflow;
```



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_arith.all;
4 use IEEE.std_logic_unsigned.all;
5
6 entity H_adder is
7 port(
8 a,b : IN std_logic_vector(1 downto 0);
9 sum,carry : OUT std_logic_vector(1 downto 0));
10 end H_adder;
11
12 architecture dataflow of H_adder is
13 begin
14
15 sum <= a xor b;
16 carry <= a and b;
17
18 end dataflow;
```

Testbench Code:

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;
```

```
entity half_adder_tb is
end entity;
```

```
architecture tb of half_adder_tb is
component H_adder is
port( a,b : IN std_logic_vector(1 downto 0);
sum,carry : OUT std_logic_vector(1 downto 0));
end component;
```

```
signal a,b,sum,carry: std_logic_vector(1 downto 0);
```

```
begin
```

```
uut: H_adder port map(
a => a, b => b,
```

```
sum => sum,  
carry => carry);
```

```
stim: process  
begin
```

```
a <= "00";  
b <= "00";  
wait for 20 ns;
```

```
a <= "00";  
b <= "01";  
wait for 20 ns;
```

```
a <= "00";  
b <= "10";  
wait for 20 ns;
```

```
a <= "00";  
b <= "11";  
wait for 20 ns;
```

```
a <= "01";  
b <= "00";  
wait for 20 ns;
```

```
a <= "01";  
b <= "01";  
wait for 20 ns;
```

```
a <= "01";  
b <= "10";  
wait for 20 ns;
```

```
a <= "01";  
b <= "11";  
wait for 20 ns;
```

```
a <= "10";  
b <= "00";  
wait for 20 ns;
```

```
a <= "10";
```

```
b <= "01";  
wait for 20 ns;
```

```
a <= "10";  
b <= "10";  
wait for 20 ns;
```

```
a <= "10";  
b <= "11";  
wait for 20 ns;
```

```
a <= "11";  
b <= "00";  
wait for 20 ns;
```

```
a <= "11";  
b <= "01";  
wait for 20 ns;
```

```
a <= "11";  
b <= "10";  
wait for 20 ns;
```

```
a <= "11";  
b <= "11";  
wait for 20 ns;  
wait;
```

```
end process;
```

```
end tb;
```



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_arith.all;
4 use IEEE.std_logic_unsigned.all;
5
6 entity half_adder_tb is
7 end entity;
8
9 architecture tb of half_adder_tb is
10 component H_adder is
11 port( a,b : IN std_logic_vector(1 downto 0);
12 sum,carry : OUT std_logic_vector(1 downto 0));
13 end component;
14
15 signal a,b,sum,carry: std_logic_vector(1 downto 0);
16
17 begin
18
19 uut: H_adder port map(
20 a => a, b => b,
21 sum => sum,
22 carry => carry);
23
24 stim: process
25 begin
26
27 a <= "00";
28 b <= "00";
29 wait for 20 ns;
30
31 a <= "00";
32 b <= "01";
33 wait for 20 ns;
34
35 a <= "00";
36 b <= "10";
37 wait for 20 ns;
38
39 a <= "00";
40 b <= "11";
41 wait for 20 ns;
42
43 .....
```





```
43 a <= "01";
44 b <= "00";
45 wait for 20 ns;
46
47 a <= "01";
48 b <= "01";
49 wait for 20 ns;
50
51 a <= "01";
52 b <= "10";
53 wait for 20 ns;
54
55 a <= "01";
56 b <= "11";
57 wait for 20 ns;
58
59 a <= "10";
60 b <= "00";
61 wait for 20 ns;
62
63 a <= "10";
64 b <= "01";
65 wait for 20 ns;
66
67 a <= "10";
68 b <= "10";
69 wait for 20 ns;
70
71 a <= "10";
72 b <= "11";
73 wait for 20 ns;
74
75 a <= "11";
76 b <= "00";
77 wait for 20 ns;
78
79 a <= "11";
80 b <= "01";
81 wait for 20 ns;
82
83 a <= "11";
84 b <= "10";
85 wait for 20 ns;
```

```
testbench.vhd
VHDL Testbench

75 a <= "11";
76 b <= "00";
77 wait for 20 ns;
78
79 a <= "11";
80 b <= "01";
81 wait for 20 ns;
82
83 a <= "11";
84 b <= "10";
85 wait for 20 ns;
86
87 a <= "11";
88 b <= "11";
89 wait for 20 ns;
90 wait;
91
92 end process;
93
94 end tb;
```

Waveform:



Note: To revert to EPWave opening in a new browser window, set that option on your user page.

<https://www.edaplayground.com/x/jHmQ>