INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



VHDL (EIR7E1)

Lab Viva

SESSION (2020-2021)

SUBMITTED TO-

SUBMITTED BY-

Vaibhav Neema

Mahima Shriwas

Roll No:- 17E7022

Contact No. :- 9111887269

Email Id – 17bei122@ietdavv.edu.in

XOR gate



Symbol of xor gate

The Exclusive OR (or XOR) relationship $F=A \oplus B$ is defined by the truth tables shown below:-

Input		Output
A	В	F
0	0	0
0	1	1
1	0	1
1	1	0


Design Code:-

```
design.vhd
        \oplus
 1 LIBRARY IEEE;
 use IEEE.STD_LOGIC_1164.ALL;
 4 entity xorgate is
 5 PORT (
         a : in STD_LOGIC;
         b : in STD_LOGIC;
         f : out STD_LOGIC);
 9 end xorgate;
 10
 11 architecture dataflow of xorgate is
 12 begin
 13 f <= a xor b;
 14 end dataflow;
 15
                                              EPWave
```

Testbench Code:-

```
testbench.vhd
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
 5 ENTITY xor_gate_test IS
 6 END xor_gate_test;
 8 ARCHITECTURE dataflow OF xor_gate_test IS
 9
      COMPONENT xorgate
 10
       PORT(
 11
 12
         a : IN std_logic;
 13
          b : IN std_logic;
       f : OUT std_logic
);
14
15
       END COMPONENT;
 16
 17
      signal a : std_logic := '0';
 18
      signal b : std_logic := '0';
signal f : std_logic;
 19
20
21
22
23
24 BEGIN
25
26
       uut: xorgate PORT MAP (
        a => ā,
27
         b => b,
f => f
28
 29
 30
         );
31
32
      stim_proc: process
33
34
          begin
 35
           wait for 100 ns;
 36
 37
                 wait for 100 ns;
                  a <= '0';
b <= '0';
 38
39
                  wait for 100 ns;
a <= '1';
b <= '0';
40
 41
42
                   wait for 100 ns;
43
                  a <= '0';
b <= '1';
 44
45
                  wait for 100 ns;
a <= '1';
b <= '1';
46
47
48
            wait;
49
       end process;
50
51 END dataflow;
52
 53
```

Output Waveform:-



Link of code:- https://www.edaplayground.com/x/j9p2