INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE

CIRCUIT DESIGN USING HDL(EIR7C4)

Lab Assignment

Session (2020-2021)

TOPIC: TWO BIT SUBTRACTOR USING STRUCTURAL FLOW

Submitted To
Dr. Vaibhav Neema

Submitted By
Akshita Ranawat
Roll No.: 17E7007
EI(7th Sem)
Enroll no. DE17199

Structural Modeling Architecture in VHDL

- ★ The term structural modeling is the terminology that VHDL uses for modular design.
- ★ If you are designing a complex project, you should split into two or more simple designs in order to easily handle the complexity. Modular designs allow you to pack low-level functionality into modules.
- ★ This approach allows design reuse without the need to reinvent and re-test the wheel every time.
- ★ We use signals to interconnect components and eventually create large systems using small sub-systems. Structural design deals with interconnection of gates, how gates are connected to each other.
- ★ Entity declaration(no need to mention Intermediate signals only input and output)
- ★ In Structural modeling, the architecture body is composed of two parts − the declarative part (before the keyword 'begin') and the statement part (after the keyword 'begin').
- ★ Component Declaration, (we define the name, Inputs/outputs, and type of Inputs/outputs of the component).
- ★ Component Instantiation

```
component label: component-name port map (

association-list) ;
```

Two Bit Subtractor

Two bit subtractor also known as half subtractor is a combinational circuit used to perform subtraction of two bits. If it has two inputs, the minuend X and subtrahend Y and two outputs the Difference D and Borrow out B. The borrow out signal is set when the subtractor needs to borrow from the next digit. That is Borrow=1, A<B, B=1 if A=0 B=1.The logic of half subtractor looks like this,

$$DIFF = A \oplus B$$

$$Borrow = \overline{A}.B$$

Logic Diagram for Two Bit Subtractor



Truth Table for Two Bit Subtractor

Input A		Input B		Output DIFF		Output Borrow	
A1	A0	B1	B0	D1	D0	Br1	Br0
0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	1
0	0	1	0	1	0	1	0
0	0	1	1	1	1	1	1
0	1	0	0	0	1	0	0
0	1	0	1	0	0	0	0
0	1	1	0	1	1	1	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	0	0
1	0	0	1	1	1	0	1
1	0	1	0	0	0	0	0
1	0	1	1	0	1	0	1
1	1	0	0	1	1	0	0
1	1	0	1	1	0	0	0
1	1	1	0	0	1	0	0
1	1	1	1	0	0	0	0

Test Bench for Two Bit Subtractor

testbench.vhd

VHDL Testbench

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity tb is
end entity;

architecture tb of tb is
component halfsubtractor is
port( A, B : in STD_LOGIC_VECTOR(1 downto 0);
      DIFF : out STD_LOGIC_VECTOR(1 downto 0);
    Borrow : out STD_LOGIC_vector(1 downto 0));
end component;

signal A, B, DIFF: STD_LOGIC_VECTOR(1 downto 0);
signal    Borrow : STD_LOGIC_VECTOR(1 downto 0);

begin

uut: halfsubtractor port map(
A => A, B => B,
DIFF => DIFF,
Borrow => Borrow);

stim: process
begin

A <= "00";
B <= "00";
wait for 20 ns;

A <= "00";
B <= "01";
```

testbench.vhd

VHDL Testbench

```
31
32 A <= "00";
33 B <= "01";
34 wait for 20 ns;
35
36 A <= "00";
37 B <= "10";
38 wait for 20 ns;
39
40 A <= "00";
41 B <= "11";
42 wait for 20 ns;
43
44 A <= "01";
45 B <= "00";
46 wait for 20 ns;
47
48 A <= "01";
49 B <= "01";
50 wait for 20 ns;
51
52 A <= "01";
53 B <= "10";
54 wait for 20 ns;
55
56 A <= "01";
57 B <= "11";
58 wait for 20 ns;
59
60
61 A <= "10";
62 B <= "00";
63 wait for 20 ns;
64
```

testbench.vhd

VHDL Testbench

```
67  wait for 20 ns;
68
69  A <= "10";
70  B <= "10";
71  wait for 20 ns;
72
73  A <= "10";
74  B <= "11";
75  wait for 20 ns;
76
77  A <= "11";
78  B <= "00";
79  wait for 20 ns;
80
81  A <= "11";
82  B <= "01";
83  wait for 20 ns;
84
85  A <= "11";
86  B <= "10";
87  wait for 20 ns;
88
89  A <= "11";
90  B <= "11";
91  wait for 20 ns;
92
93
94  wait;
95
96  end process;
97
98  end tb;
```

VHDL Design Code for Two Bit Subtractor

design.vhd

VHDL Design

```
--notgate
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity notgate is
    Port ( A : in std_logic_vector(1 downto 0);
           s : out std_logic_vector(1 downto 0));
end notgate;

architecture behavioural of notgate is
begin
    s <= not A;
end behavioural;

-- andgate
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity andgate is
    Port ( B : in std_logic_vector(1 downto 0);
           s : in std_logic_vector(1 downto 0);
      Borrow : out std_logic_vector(1 downto 0));
end andgate;

architecture behavioural of andgate is
begin
    Borrow <= s and B;
end behavioural;

```

design.vhd

VHDL Design

```
33
34 -- xor gate
35 library IEEE;
36 use IEEE.STD_LOGIC_1164.ALL;
37 use IEEE.STD_LOGIC_ARITH.ALL;
38 use IEEE.STD_LOGIC_UNSIGNED.ALL;
39
40 entity xorgate is
41     Port ( A : in std_logic_vector(1 downto 0);
42            B : in std_logic_vector(1 downto 0);
43     DIFF : out std_logic_vector(1 downto 0));
44 end xorgate;
45
46 architecture behavioural of xorgate is
47 begin
48     DIFF <= A xor B;
49 end behavioural;
50
51
52 library IEEE;
53 use IEEE.STD_LOGIC_1164.ALL;
54 use IEEE.STD_LOGIC_ARITH.ALL;
55 use IEEE.STD_LOGIC_UNSIGNED.ALL;
56
57 entity Halfsubtractor is
58    Port ( A : in  STD_LOGIC_vector(1 downto 0);
59           B : in  STD_LOGIC_vector(1 downto 0);
60           DIFF : out  STD_LOGIC_vector(1 downto 0);
61           Borrow : out  STD_LOGIC_vector(1 downto 0));
62 end Halfsubtractor;
63 architecture Structural of Halfsubtractor is
64
65 component notgate
66     port ( A : in std_logic_vector(1 downto 0);
```

design.vhd

VHDL Design

```
59          B : in  STD_LOGIC_vector(1 downto 0);
60          DIFF : out  STD_LOGIC_vector(1 downto 0);
61          Borrow : out  STD_LOGIC_vector(1 downto 0));
62 end Halfsubtractor;
63 architecture Structural of Halfsubtractor is
64
65 component notgate
66     port ( A : in std_logic_vector(1 downto 0);
67            s : out std_logic_vector(1 downto 0));
68 end component;
69
70 component andgate
71     port ( B : in std_logic_vector(1 downto 0);
72            s : in std_logic_vector(1 downto 0);
73       Borrow : out std_logic_vector(1 downto 0));
74 end component;
75
76 component xorgate
77     port ( A : in std_logic_vector(1 downto 0);
78            B : in std_logic_vector(1 downto 0);
79         DIFF : out std_logic_vector(1 downto 0));
80 end component;
81
82 signal s : STD_LOGIC_vector(1 downto 0) := (others =>'0');
83
84 begin
85     G1: notgate port map(A,s);
86     G2: andgate port map(s,B,Borrow);
87     G3: xorgate port map(A,B,DIFF);
88 end Structural;
89
90
```

Wave Form for Two Bit Subtractor



_____XXXXX_____