

# **INSTITUTE OF ENGINEERING AND TECHNOLOGY**



## **CIRCUIT DESIGN USING HDL (EIR7C4)**

### **LAB ASSIGNMENT**

**SESSION: 2020-2021**

**TOPIC: 3X8 DECODER USING BEHAVIOURAL MODELLING.**

#### **SUBMITTED TO:**

Dr. Vaibhav Neema

#### **SUBMITTED BY:**

Nirvan Mishra


E&I (7<sup>th</sup> Sem)

Roll no.:17E7027

Enroll no.:DE17219

# 1) 3X8DECODER CIRCUIT DIAGRAM AND TRUTH TABLE:

3×8 Decoder circuit



Truth Table

c	b	a	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

# 2) SOURCE CODE:

```
design.vhd
1  -- Code your design here
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  library IEEE;
5
6  use IEEE.STD_LOGIC_1164.ALL;
7
8  use IEEE.STD_LOGIC_ARITH.ALL;
9
10 use IEEE.STD_LOGIC_UNSIGNED.ALL;
11
12 entity DECODER_SOURCE is
13
14     Port ( I : in  STD_LOGIC_VECTOR (2 downto 0);
15           Y : out STD_LOGIC_VECTOR (7 downto 0));
16
17 end DECODER_SOURCE;
18
19
20
21 architecture Behavioral of DECODER_SOURCE is
22
23
24 begin
25
26
27 process (I)
28
29 begin
30
31
32 case I is
33 when "111" => Y<="00000001";
34 when "110" => Y<="00000010";
35 when "101" => Y<="00000100";
36 when "100" => Y<="00001000";
37 when "011" => Y<="00010000";
38 when "010" => Y<="00100000";
39 when "001" => Y<="01000000";
40
41 when "000" => Y<="10000000";
42 when others => null;
43 end case;
44 end process;
45 end Behavioral;
```

### 3) TEST BENCH:

```
testbench.vhd
1  -- Code your testbench here
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.STD_LOGIC_ARITH.ALL;
5  use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7  entity decoder_tb is
8  end entity;
9
10 architecture tb of decoder_tb is
11 component DECODER_SOURCE is
12 Port ( I : in STD_LOGIC_VECTOR (2 downto 0);
13       Y : out STD_LOGIC_VECTOR (7 downto 0));
14 end component;
15
16 signal I: STD_LOGIC_VECTOR(2 downto 0);
17 signal Y: STD_LOGIC_VECTOR(7 downto 0);
18
19 begin
20
21 uut: DECODER_SOURCE port map(
22 I => I, Y => Y);
23
24 stim: process
25 begin
26 I<="111";
27 wait for 10ms;
28 I<="110";
29 wait for 10ms;
30 I<="101";
31 wait for 10ms;
32 I<="100";
33 wait for 10ms;
34 I<="011";
35 wait for 10ms;
36 I<="010";
37 wait for 10ms;
38 I<="001";
39 wait for 10ms;
40 I<="000";
41 wait for 10ms;
42 wait;
43 end process;
44 end tb;
45
46
```

### 4) OUTPUT WAVEFORM:

