INSTITUTE OF ENGINEERING & TECHNOLOGY

Devi Ahilya Vishwavidyalaya,Indore



Department of electronics and instrumentation

SESSION: 2017-2021

Subject: circuit design using HDL(EIR7C4)

4 bit left shift register

Roll no.: 17E7051


Enrollment no. - DE17242

SUBMITTED TO: SUBMITTED BY:

Dr. Vaibhav neema soumya chouhan

E&I(7th sem)

4-BIT LEFT SHIFT REGISTER



Design code

```
\oplus
design.vhd
    -- Code your desigVHDL Design
    library IEEE;
  3 use IEEE.std_logic_1164.all;
  4 use IEEE.numeric_std.all;
  5
  6 entity bitreg is
  7
  8
    port(
  9
             serial_in : in
    std_logic;
             clk: in
 10
    std_logic;
 11
             temp : in
    std_logic_vector;
 12
                 : out
             q
    std_logic_vector(3 downto
    0));
 13
    end bitreg;
 14
 15
 16
    architecture dataflow of
 17
    bitreg is
 18
 19 begin
      process (clk)
 20
      begin
 21
       -- q(3) \le temp(3);
 22
 23
        -- q(2) \le temp(2);
       -- q(1) \le temp(1);
 24
        q(0) \le serial_in;
 25
        q \le temp;
 26
      end process;
 27
    end dataflow;
```

Testbench code

```
testbench.vhd
    -- code your tesVHDL Testbench
library IEEE;
    use IEÉE.std
                     _logic_1164.all;
  3
  4
    entity d_bitreg is
end d_bitreg;
  5
  6
  23
    architecture dataflow of
    d_bitreg is
      component bitreg is
  9
 10
 11
     port(
           serial_in,clk : in
 12
    std_logic;
 13
           temp :
                   in
     std_logic_vector;
           q : OUT
 14
     std_logic_vector(3 downto
     0));
 15
      end component;
 16
 17
      --Inputs
 18
     signal serial_in : std_logic
 19
     := '0'
 20
     signal clk : std_logic :=
     . 0 . :
    signal temp :
std_logic_vector(3 downto 0)
:= "0101";
 22
 23
      --Outputs
    signal q :
std_logic_vector(3 downto 0);
 24
 25
 26
      begin
        uut: bitreg port map(
serial_in => serial_in
temp => temp,
 27
 28
 29
        clk => clk,
 30
 31
        q => q);
 32
            clk_process :process
 33
 34
            begin
                clk <= '0';
 35
                wait for 10ns;
 36
                clk <= '1';
 37
                wait for 10ns;
 38
            end process;
 39
 40
            stim : process
 41
            begin
 42
                serial_in <= '1';
                wait for 20ns;
 43
                wait;
 44
 45
           end process;
 46 end;
```

EPwave

