

INSTITUTE OF ENGINEERING & TECHNOLOGY

Devi Ahilya Vishwavidyalaya

INDORE



Department of E&I ENGINEERING

SESSION: 2017-2021

Subject: VLSI


17E7053

SUBMITTED TO:

Vaibhav Neema sir

SUBMITTED BY:

Tanay Paliwal




1-8 DEMUX

The process of getting information from one input and transmitting the same over one of many outputs is called demultiplexing. A demultiplexer is a combinational logic circuit that receives the information on a single input and transmits the same information over one of 2^n possible output lines.

Demultiplexers are also called as data distributors, since they transmit the same data which is received at the input to different destinations.

The below figure shows the block diagram of a 1-to-8 demultiplexer that consists of single input D, three select inputs S2, S1 and S0 and eight outputs from Y0 to Y7.

It is also called as 3-to-8 demultiplexer due to three select input lines. It distributes one input line to one of 8 output lines depending on the combination of select inputs.



The truth table for this type of demultiplexer is shown below. The input D is connected with one of the eight outputs from Y0 to Y7 based on the select lines S2, S1 and S0.

| Data Input | Select Inputs | | | Outputs | | | | | | | |
|------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|
| D | S ₂ | S ₁ | S ₀ | Y ₇ | Y ₆ | Y ₅ | Y ₄ | Y ₃ | Y ₂ | Y ₁ | Y ₀ |
| D | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | D |
| D | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 |
| D | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 |
| D | 0 | 1 | 1 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 |
| D | 1 | 0 | 0 | 0 | 0 | 0 | D | 0 | 0 | 0 | 0 |
| D | 1 | 0 | 1 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 |
| D | 1 | 1 | 0 | 0 | D | 0 | 0 | 0 | 0 | 0 | 0 |
| D | 1 | 1 | 1 | D | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Boolean expressions for all the outputs can be written as follows.

$$Y_0 = D \bar{S}_2 \bar{S}_1 \bar{S}_0$$

$$Y_1 = D \bar{S}_2 \bar{S}_1 S_0$$

$$Y_2 = D \bar{S}_2 S_1 \bar{S}_0$$

$$Y_3 = D \bar{S}_2 S_1 S_0$$


$$Y_4 = D S_2 \bar{S}_1 \bar{S}_0$$

$$Y_5 = D S_2 \bar{S}_1 S_0$$

$$Y_6 = D S_2 S_1 \bar{S}_0$$

$$Y_7 = D S_2 S_1 S_0$$

From these obtained equations, the logic diagram of this demultiplexer can be implemented by using eight AND gates and three NOT gates as shown in below figure. The different combinations of the select lines , select one AND gate at given time , such that data input will appear at a particular output.



None
OVL 2.8.1
OSVVM

Top entity
demux_tb

☐ Enable VUnit

Tools & Simulators

Aldec Riviera Pro 2020.04

Compile Options
-2008 -o

Run Options
Run Options

Run Time: 200ns

☐ Use run.do Tcl file

☐ Use run.bash shell script

☒ Open EPWave after run if not

☐ downloading files after run

Examples

Community

Collaborate

Forum

Follow @edaplayground

testbench.vhd

VHDL Testbench

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 entity demux_tb is
4 end entity;
5 architecture demux1_8 of demux_tb is
6 component dmux1_8 is
7 port( din : in STD_LOGIC;
8       s : in STD_LOGIC_VECTOR (2 downto 0);
9       y : out STD_LOGIC_VECTOR (7 downto 0));
10 end component;
11 signal din : STD_LOGIC;
12 signal s: STD_LOGIC_VECTOR (2 downto 0);
13 signal y: STD_LOGIC_VECTOR (7 downto 0);
14 begin
15 uut: dmux1_8 port map(      din => din,
16 s => s,
17 y => y);
18 stim: process
19 begin
20
```

design.vhd

VHDL Design

```
1 library IEEE;
2
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7 entity demux1_8 is
8
9 port( f : in std_logic;
10
11       s: in std_logic_vector(2 downto 0);
12
13       y: out std_logic_vector(7 downto 0));
14
15 end demux1_8;
16
17 architecture demux1_8 of demux1_8 is
18 begin
19
```

Log

Share

KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

KERNEL: Kernel process initialization done.

Allocation: Simulator allocated 5399 kB (elbread=427 elab2=4829 kernel=142 sdf=0)

KERNEL: ASDB file was created in location /home/runner/dataset.asdb

KERNEL: PLI/VHPI kernel's engine initialization done.

PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so'

KERNEL: stopped at time: 200 ns

KERNEL: Simulation has finished. There are no more test vectors to simulate.

VSIM: Simulation has finished.

Finding VCD file...

./dump.vcd

[2020-12-28 11:55:52 EST] Opening EPWave...

Done

EPWave

EDA playground

Run

Save

Copy

ASU students: please log on using the Google button.

?

⚗

Playgrounds

Profile

vone

JVL 2.8.1

CSVVM

Top entity

demux_tb

Enable VUnit

Tools & Simulators

Alderc Riviera Pro 2020.04

Compile Options

2008 -o

Run Options

run Options

Run Time: 200ns

Use run.do Tcl file

Use run.bash shell script

Open EPWave after run if not

download files after run

Examples

Community

Collaborate

Forum

Follow @edaplayground

testbench.vhd

VHDL Testbench

```

13 signal y: STD_LOGIC_VECTOR (7 downto 0);
14 begin
15 uut: demux1_8 port map(      din => din,
16 s => s,
17 y => y);
18 stim: process
19 begin
20
21   din <= '1';
22   s <= "000"; wait for 20 ns;
23   s <= "001"; wait for 20 ns;
24   s <= "010"; wait for 20 ns;
25   s <= "011"; wait for 20 ns;
26   s <= "100"; wait for 20 ns;
27   s <= "101"; wait for 20 ns;
28   s <= "110"; wait for 20 ns;
29   s <= "111"; wait for 20 ns;
30 wait;
31 end process;
32 end demux1_8;

```

design.vhd

```

10
11 port( f : in std_logic;
12
13       s: in std_logic_vector(2 downto 0);
14
15       y: out std_logic_vector(7 downto 0));
16
17 end demux1_8;
18
19 architecture demux1_8 of demux1_8 is
20 begin
21   y(0)<=f when s="000"else'0';
22   y(1)<=f when s="001"else'0';
23   y(2)<=f when s="010"else'0';
24   y(3)<=f when s="011"else'0';
25   y(4)<=f when s="100"else'0';
26   y(5)<=f when s="101"else'0';
27   y(6)<=f when s="110"else'0';
28   y(7)<=f when s="111"else'0';
29 end demux1_8;

```

Log

Share

KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.

KERNEL: Kernel process initialization done.

Allocation: Simulator allocated 5399 kB (elbread=427 elab2=4829 kernel=142 sdf=0)

KERNEL: ASDB file was created in location /home/runner/dataset.asdb

KERNEL: PLI/VHPI kernel's engine initialization done.

PLI: Loading library '/usr/share/Riviera-PRO/bin/libsysstf.so'

KERNEL: stopped at time: 200 ns

KERNEL: Simulation has finished. There are no more test vectors to simulate.

VSIM: Simulation has finished.

Finding VCD file...

./dump.vcd

[2020-12-28 11:55:52 EST] Opening EPwave...

Done

