INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



ELECTRONICS & INSTUMENTATION ENGINEERING

VHDL (EIR7E1)

LAB VIVA

Session: 2020-21

SUBMITTED TO VAIBHAV NEEMA


SUBMITTED BY ANSHUL NEMA

Roll No: 17E7009(DE17201)

 $Email: \underline{17bei109@ietdavv.edu.in}$

Phone: 9285555955

4:1 multiplexer using Behavioural modelling



Input		output	
S1	S0	Z	
0	0	Α	
0	1	В	
1	0	С	
1	1	D	


Design Code:

```
\oplus
design.vhd
  1 library IEEE;
                                                                    VHDL Design
  2 use IEEE.STD_LOGIC_1164.all;
 4 entity mux_4tol is
  5 port(
  6
        A,B,C,D : in STD_LOGIC;
 7
        SO,S1: in STD_LOGIC;
  8
        Z: out STD_LOGIC
  9
     ):
 10
 11 end mux_4to1;
 12
 13 architecture bhv of mux_4to1 is
 14 begin
 15 process (A,B,C,D,S0,S1) is
 16 begin
 if (SO ='0' and S1 = '0') then
          Z <= A;
 18
 19 elsif (SO ='1' and S1 = '0') then
          Z \ll B;
 20
 21 elsif (SO ='0' and S1 = '1') then
          Z <= C;
 22
 23 else
          Z <= D;
 24
 25 end if;
 26
 27 end process;
 28 end bhv;
 29
```

TestBench Code:

```
testbench.vhd 📳
    1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
    A ENTITY tb_mux IS
END tb_mux;
    6
7 ARCHITECTURE behavior OF tb_mux IS
  COMPONENT mux_4to1
PORT(
    A : IN std_logic;
    B : IN std_logic;
    C : IN std_logic;
    D : IN std_logic;
    S0 : IN std_logic;
    S1 : IN std_logic;
    Z : OUT std_logic;
    Z : OUT std_logic
);
END COMPONENT;
            signal A: std_logic := '0';
signal B: std_logic := '0';
signal C: std_logic := '0';
signal D: std_logic := '0';
signal S0: std_logic := '0';
signal S1: std_logic := '0';
             signal Z : std_logic;
             stim_proc: process begin
                  wait for 20 ns;
               A <= '1';
B <= '0';
C <= '1';
D <= '0';
               S0 <= '0'; S1 <= '0';
                 wait for 20 ns;
   60
61
62
63
64
65
66
67
               S0 <= '1'; S1 <= '0';
                 wait for 20 ns;
              S0 <= '0'; S1 <= '1';
  67
68
69
70
71
72
73
74
76
76
77
                     wait for 20 ns;
              S0 <= '1'; S1 <= '1';
                     wait for 20 ns;
               end process;
```

Output:



ink to	EDA play	ground:			
ttng•//	www adar	Javaroun	d com/v/	7nrN	
<u> S.//</u>	www.edap	<u>naygroun</u>	u.com/x/	/III1N	