## INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



#### **CIRCUIT DESIGN USING HDL (EIR7C4)**

(Lab Assignment)

**Session (2020-21)** 

#### **Submitted to:**

Dr. Vaibhav Neema

#### **Submitted by**

Abhishek Soni E&I (7<sup>th</sup> Sem) Roll no. 17E7003 Enroll no. DE17195

### Q. Design OR code using VHDL language? Ans.

Circuit of OR Gate

#### **OR** Gate

$$A \longrightarrow C$$

$$C = A + B$$

# A B A OR B 0 0 0

TRUTH TABLE

| 0 | 0 | 0 |  |
|---|---|---|--|
| 0 | 1 | 1 |  |
| 1 | 0 | 1 |  |
| 1 | 1 | 1 |  |

ProjectIoT123.com

#### Design code for OR gate:

```
\oplus
design.vhd
 1 -- Simple OR gate VHDL Design
 2 library IEEE;
  3 use IEEE.std_logic_1164.all;
  4
  5 entity or_gate is
  6 port(
   a: in std_logic;
 8 b: in std_logic;
    q: out std_logic);
 10 end or_gate;
 11
 12 architecture rtl of or_gate
    is
 13 begin
 14 process(a, b) is
 15 begin
 16
        q <= a or b;
 end process;
 18 end rtl;
 19
```

#### Testbench code for OR gate:

```
testbench.vhd
            \oplus
    -- Testbench fo VHDL Testbench
  2 library IEEE;
  3 use IEEE.std_logic_1164.all;
  4
  5 entity testbench is
    -- empty
  6
    end testbench;
  8
  9 architecture tb of testbench
 10
 11 -- DUT component
 12 component or_gate is
 13 port(
      a: in std_logic;
      b: in std_logic;
 15
      q: out std_logic);
 17 end component;
 18
 19 signal a_in, b_in, q_out:
    std_logic;
 20
 21 begin
 22
       -- Connect DUT
 23
      DUT: or_gate port map(a_in,
 24
    b_in, q_out);
 25
 26
      process
 27
      begin
        a_in <= '0';
b_in <= '0';
wait for 1 ns;
 28
 29
 30
         assert(q_out='0') report
 31
    "Fail 0/0" severity error;
 32
         a_in <= '0';
 33
         b_in <= '1';
 34
         wait for 1 ns;
 35
         assert(q_out='1') report
 36
    "Fail 0/1" severity error;
 37
         a_in <= '1';
b_in <= 'X';
 38
 39
         wait for 1 ns;
 40
         assert(q_out='1') report
 41
    "Fail 1/X" severity error;
 42
         a_in <= '1';
 43
         b_in <= '1';
 44
 45
         wait for 1 ns;
    assert(q_out='1') report
"Fail 1/1" severity error;
 46
 47
         -- Clear inputs
 48
         a_in <= '0'
 49
         b_in <= '0';
 50
 51
        assert false report "Test
    done." severity note;
 53
        wait;
 54
      end process;
 55 end tb;
56
```

#### **EP** waveform for OR gate:

