

# INSTITUTE OF ENGINEERING & TECHNOLOGY


Devi Ahilya Vishwavidyalaya

INDORE



Department of E&I ENGINEERING

SESSION: 2017-2021|

Subject: VLSI 

17E7050

SUBMITTED TO:

Vaibhav Neema sir

SUBMITTED BY:


siddhi sugandhi

## 4 BIT SHIFT REGISTER (RIGHT SHIFT)

The Shift Register is another type of sequential logic circuit that can be used for the storage or the transfer of binary data.


This sequential device loads the data present on its inputs and then moves or “shifts” it to its output once every clock cycle, hence the name **Shift Register**.

## 4-bit Serial-in to Parallel-out Shift Register



## Basic Data Movement Through A Shift Register

Clock	Pulse No	QA	QB	QC	QD
0	0	0	0	0	0
1	1	0	0	0	0
2	0	1	0	0	0
3	0	0	1	0	0
4	0	0	0	1	0
5	0	0	0	0	1



testbench.vhd

VHDL Testbench

```
1
2 library IEEE;
3 use IEEE.std_logic_1164.all;
4 use IEEE.numeric_std.all;
5
6 entity sreg4behv_tb is
7 end sreg4behv_tb;
8
9 architecture behavior of sreg4behv_tb is
10     component sreg4behv_tb is
11
12 port(serial_in,clk : in std_logic;
13 q : OUT std_logic_vector(3 downto 0));
14 end component;
15 --Inputs
16 signal serial_in : std_logic := '0';
17 signal clk : std_logic := '0';
18
19 --Outputs
20 signal q : std_logic_vector(3 downto 0);
21 begin
22 uut: sreg4behv port map (serial_in,clk,q);
23 clk_process :process
24 begin
25 clk <= '0';
26 wait for 200ns;
27 clk <= '1';
28 wait for 200ns;
29 end process;
30 stim_proc: process
31 begin
32 serial_in<='1';
33 wait for 400ns;
34 wait;
35 end process;
36 end;
```

design.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity sreg4behv_tb is
6 is
7
8 port(
9     serial_in : in std_logic;
10     clk : in std_logic;
11     q : out std_logic_vector(3 downto 0)
12 );
13
14 end sreg4behv;
15
16
17 architecture right_shift of sreg4behv is
18     signal temt: std_logic_vector(3 downto 0);
19 begin
20
21 -- Your VHDL code defining the model goes here
22 process (clk)
23
24 begin
25 q<= temt;
26 -- Define a 4-bit d-filp-flop
27 if (clk'event and clk = '1') then
28     temt <= serial_in & q(3 downto 1);
29 end if;
30 end process;
31
32 end right_shift;
```

