

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema

Submitted by

Pranita Prabhati


E&I (7th Sem)

Roll no. 17E7031

Enroll no. DE17222

Ans.

Truth Table of negative edge DFF



Testbench code of negative edge DFF

testbench.vhd



```
1  LIBRARY ieee;
2  USE ieee.std_logic_1164.ALL;
3
4  ENTITY DFF_tb IS
5  END DFF_tb;
6
7  ARCHITECTURE behavior OF DFF_tb IS
8      COMPONENT DFF
9      PORT(
10         din : IN std_logic;
11         clk : IN std_logic;
12         rst : IN std_logic;
13         dout : OUT std_logic
14     );
15     END COMPONENT;
16
17     signal din : std_logic := '0';
18     signal clk : std_logic := '0';
19     signal rst : std_logic := '1';
20     signal dout : std_logic;
21     constant clk_period : time := 10 ns;
22
23 BEGIN
24     uut: DFF PORT MAP (
25         din => din,
26         clk => clk,
27         rst => rst,
28         dout => dout
29     );
30
31     clk_process :process
32     begin
```

testbench.vhd



```
34     for i in 1 to 24 loop
35         clk <= '0';
36         wait for 1.25 ns;
37         clk <= '1';
38         wait for 1.25 ns;
39     end loop;
40     wait;
41 end process;
42
43 stim_proc: process
44 begin
45     rst <= '1';
46     din <= '0';
47     wait for 10 ns;
48
49     rst <= '1';
50     din <= '1';
51     wait for 10 ns;
52
53     rst <= '0';
54     din <= '0';
55     wait for 10 ns;
56
57     rst <= '0';
58     din <= '1';
59     wait for 10 ns;
60
61     rst <= '1';
62     din <= '1';
63     wait for 10 ns;
64
65
```

testbench.vhd



```
60     wait for 10 ns;
61
62     rst <= '1';
63     din <= '1';
64     wait for 10 ns;
65
66     rst <= '0';
67     din <= '1';
68     wait for 10 ns;
69
70     rst <= '1';
71     din <= '0';
72     wait for 10 ns;
73
74     rst <= '1';
75     din <= '1';
76     wait for 10 ns;
77
78     rst <= '0';
79     din <= '0';
80     wait for 10 ns;
81
82     rst <= '0';
83     din <= '0';
84     wait for 10 ns;
85
86     wait;
87
88 end process;
89 END;
90
```


Design code of negative edge DFF

design.vhd



```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity DFF is
5 port(
6     din: in std_logic;
7     clk: in std_logic;
8     rst: in std_logic;
9     dout: out std_logic
10 );
11 end DFF;
12
13 architecture behavioral of DFF is
14 begin
15
16     process(rst,clk,din)
17     begin
18
19         if(falling_edge(clk)) then
20             dout<= din;
21         end if;
22     |
23 end process;
24 end behavioral;
```

Output of negative edge DFF



Note: To revert to EPWave opening in a new browser window, set that option on your user page.