# INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



# ELECTRONICS & INSTUMENTATION ENGINEERING CIRCUIT DESIGN USING HDL(EIR7E1)

LAB VIVA

Session: 2020-21

SUBMITTED TO: SUBMITTED BY:


Dr. Vaibhav Neema Sarthak Kanojiya

Roll No: 17E7041

Email: kanojiyasarthak8@gmail.com

Phone: 9669290976

## 4x1 Multiplexer



#### Truth table of a 4:1 Mux

Selection Lines		Output
S <sub>1</sub>	S <sub>0</sub>	Υ
0	0	I <sub>0</sub>
0	1	I <sub>1</sub>
1	0	I <sub>2</sub>
1	1	I <sub>3</sub>

## Design code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity MUX4_1 is
    Port ( i : in STD_LOGIC_VECTOR (3 downto 0);
           s : in STD_LOGIC_VECTOR (1 downto 0);
           y : out STD_LOGIC);
end MUX4_1;
architecture dataflow of MUX4_1 is
begin
with s select
         i(0) when "00",
y <=
         i(1) when "01",
         i(2) when "10",
         i(3) when others;
end dataflow;
```

#### Test-bench code

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Mux4_1_tb is
end entity;
architecture tb of Mux4_1_tb is
component MUX4_1 is
Port ( i : in STD_LOGIC_VECTOR (3 downto 0);
s : in STD_LOGIC_VECTOR (1 downto 0);
y : out STD_LOGIC);
end component;
signal i : STD_LOGIC_VECTOR (3 downto 0);
signal s : STD_LOGIC_VECTOR (1 downto 0);
signal y : STD_LOGIC;
begin
uut: MUX4_1 port map(
i => i,
s => s,
y \Rightarrow y;
stim: process
begin
i <= "1010";
s <= "00";
wait for 20 ns;
s <= "01":
wait for 20 ns;
s <= "10";
wait for 20 ns;
s <= "11":
wait for 20 ns;
wait;
end process;
end tb;
```

#### Output Waveform:



#### Eda playground link:

https://www.edaplayground.com/x/H25z