INSTITUTE OF ENGINEERING AND TECHNOLOGY DAVV, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

4 BIT LEFT SHIFT REGISTER

Submitted to:-

Dr. Vaibhav Nema

Submitted by:-

Vishal Jaiswal

E&I (7th Sem)

Roll no.- 17E7058


Enroll. No. - DE17249

<u>Register:</u> A Register is a collection of flip flops. A flip flop is used to store single bit digital data. For storing a large number of bits, the storage capacity is increased by grouping more than one flip flops.


<u>Shift Registers</u>: Shift Registers are sequential logic circuits, capable of storage and transfer of data. They are made up of Flip Flops which are connected in such a way that the output of one flip flop could serve as the input of the other flip-flop, depending on the type of shift registers being created. D-Flip Flop shift Register

An n-bit shift register can be formed by connecting n flipflops where each flip flop stores a single bit of data. ... The registers which will shift the bits to left are called "Shift left registers".

LEFT SHIFT REGISTER USING D-FLIPFLOP :--



LEFT SHIFT REGISTER USING J-K FLIPFLOP :--



> Serial data 1111 provide as input

Table 1 OPERATION OF SHIFT-LEFT REGISTER				
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	1	1	1	1

```
library IEEE;
  use IEEE.std_logic_1164.all;
 3
  use IEEE.numeric_std.all;
 4
 5
  entity ShiftReg4bit_beh is
   Port ( Din,clk,reset : in
 6
  STD LOGIC;
   Q : out STD_LOGIC_VECTOR (3
  downto 0));
8
9 end ShiftReg4bit_beh;
10 architecture Behavioral of
  ShiftReg4bit beh is
  signal Q_temp:
   std_logic_vector(3 downto
  0);
12 begin
13 Process(clk,reset)
14 begin
15 if(reset='1')then
16 Q_temp<="0000";
17 elsif(clk'event and
  clk='1')then
  Q_temp<= Din & Q_temp(3
18
  downto 1);
19 end if:
20 end process;
21 Q <= Q_temp;
22 end Behavioral:
```

```
VHDL Testbench
   library IEEE;
 2 use IEEE.std_logic_1164.all;
 3
 4 ENTITY test_ShiftReg4bits IS
 5 END test_ShiftReg4bits;
 6 ARCHITECTURE
   test_ShiftReg4bits OF
   test_ShiftReg4bits IS
    COMPONENT ShiftReg4bit_beh
 7
    PORT(din,clk,reset : IN
 8
   std_logic;
    Q : OUT std_logic_vector(3
   downto 0));
    END COMPONENT;
10
    --Inputs
11
12
    signal din : std_logic :=
   '0';
    signal clk : std_logic :=
13
   '0';
    signal reset : std_logic :=
14
   '0';
15
    --Outputs
16
    signal Q :
   std_logic_vector(3 downto 0);
17
   BEGIN
18
    uut: ShiftReg4bit_beh PORT
   MAP (din,clk,reset,Q);
19
    clk_process :process
20
    begin
21 clk <= '0';
22 wait for 10ns;
23 clk <= '1';
24 wait for 10ns;
25
   end process;
    stim_proc: process
26
27
    begin
    Reset <= '1'; Din<='1';
28
    wait for 10ns;
29
    Reset <= '0';
30
31
   wait:
32
    end process;
33 END;
3/1
```

