

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

4-Bit Right-Shift Register

Submitted to:

Dr. Vaibhav Neema

Submitted by


Hritwik Singh

E&I (7th Sem)

Roll no. 17E7019

Enroll no. DE17211

4Bit-RightShift-Register



VHDL CODE-

design.vhd



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity sreg4df1w is
6
7   port(
8     serial_in  : in  std_logic;
9     clk        : in  std_logic;
10    q          : out std_logic_vector(3 downto 0));
11
12 end sreg4df1w;
13
14 architecture right_shift of sreg4df1w is
15 begin
16
17   process (clk)
18   begin
19
20     q(3) <= serial_in;
21     q(2) <= q(3);
22     q(1) <= q(2);
23     q(0) <= q(1);
24
25   end process;
26 end right_shift;
```

Testbench Code-

testbench.vhd



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.numeric_std.all;
4
5 entity sreg4df1w_tb is
6 end sreg4df1w_tb;
7
8 architecture right_shift of sreg4df1w_tb is
9   component sreg4df1w is
10
11     port(serial_in,clk : in std_logic;
12          q : OUT std_logic_vector(3 downto 0));
13   end component;
14   --Inputs
15   signal serial_in : std_logic := '0';
16   signal clk : std_logic := '0';
17
18   --Outputs
19   signal q : std_logic_vector(3 downto 0);
20   begin
21     uut: sreg4df1w port map (serial_in,clk,q);
22     clk_process :process
23     begin
24       clk <= '0';
25       wait for 200ns;
26       clk <= '1';
27       wait for 200ns;
28     end process;
29     stim_proc: process
30     begin
31       serial_in<='1';
32       wait for 400ns;
33       wait;
34     end process;
35 end;
```

EP Wave-

EPWave

From: 0ps To: 800,000ps

Get Signals Radix Q Q 100% ⏮ ⏭ ⚡ ⬆ ⬇ ✖

