INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:


Dr. Vaibhav Neema Sir

Submitted by

Atharva Agasti E&I (7th Sem) Roll no. 17E7012 Enroll no. DE17204

Q. Design NOR code using VHDL language? Ans.

Circuit of NOR Gate



Design code for NOR gate:

```
\oplus
design.vhd
  1 -- Simple OR gate design
  2 library IEEE;
  3 use IEEE.std_logic_1164.all;
  4
  5 entity or_gate is
  6 port(
      a: in std_logic;
  7
      b: in std_logic;
  8
      q: out std_logic);
  9
 10 end or_gate;
 11
 12 architecture rtl of or_gate
    is
 13 begin
      process(a, b) is
 14
 15
     begin
        q <= not(a or b);
 16
      end process;
 17
 18 end rtl;
 19
```

Testbench code for NOR gate:

```
(H)
        - Testbench fo VHDL Testbench
     library IEEE;
use IEEE.std_logic_1164.all;
 3
     entity testbench is
-- empty
end testbench;
 8
     architecture tb of testbench
 9
     is
10
     -- DUT component
11
12
     component or_gate is
     port(
   a: in std_logic;
   b: in std_logic;
   q: out std_logic);
13
14
15
16
     end component;
17
     signal a_in, b_in, q_out:
std_logic;
18
     signal a_
19
20
21
     begin
22
     -- Connect DUT
DUT: or_gate port map(a_in,
b_in, q_out);
23
24
25
         process
26
27
         begin
     a_in <= '0';
b_in <= '0';
wait for 1 ns;
assert(q_out='0') report
"Fail 0/0" severity error;</pre>
28
29
30
31
     a_in <= '0';
b_in <= '1';
wait for 1 ns;
assert(q_out='1') report
"Fail 0/1" severity error;</pre>
33
34
35
36
37
             a_in <= '1';
b_in <= 'X';
wait for 1 ns;
assert(q_out='1') report
1 1/X" severity error;
38
39
40
41
     "Fail
42
     a_in <= '1';
b_in <= '1';
wait for 1 ns;
assert(q_out='1') report
"Fail 1/1" severity error;</pre>
43
44
45
47
             -- Clear inputs
a in <= '0';</pre>
48
             a_in <= '0';
b_in <= '0';
49
50
51
            assert false report "Test
e." severity note;
wait;
52
     done.
53
     end process;
end tb;
54
55
56
```

EP waveform for OR gate:

