

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema

Submitted by

Name:-


E&I (7th Sem)

Roll no. – 17E7039

Enroll no.- DE17230

Truth Table

c	b	a	D0	D1	D2	D3	D4	D5	D6	D7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1





```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 entity testbench is
4 end testbench;
5 architecture behavior of testbench is
6 --signal declarations.
7 signal input : std_logic_vector(2 downto 0) :=(others =>
  '0');
8 signal output : std_logic_vector(7 downto 0) :=(others =>
  '0');
9 begin
10 --entity instantiation
11 UUT : entity work.decoder port map(input,output);
12 --definition of simulation process
13 tb : process
14 begin
15 input<="000"; --input = 0.
16 wait for 2 ns;
17 input<="001"; --input = 1.
18 wait for 2 ns;
19 input<="010"; --input = 2.
20 wait for 2 ns;
21 input<="011"; --input = 3.
22 wait for 2 ns;
23 input<="100"; --input = 4.
24 wait for 2 ns;
25 input<="101"; --input = 5.
26 wait for 2 ns;
27 input<="110"; --input = 6.
28 wait for 2 ns;
29 input<="111"; --input = 7.
30 wait;
31 end process tb;
32 end;

```



```

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 --entity declaration with port definitions
5 entity decoder is
6 port(  input :      in std_logic_vector(2 downto 0); --
  -3 bit input
7       output : out std_logic_vector(7 downto 0) -- 8
  bit output
8       );
9 end decoder;
10 --architecture of entity
11 architecture Behavioral of decoder is
12
13 begin
14 output(0) <= (not input(2)) and (not input(1)) and (not
  input(0));
15 output(1) <= (not input(2)) and (not input(1)) and
  input(0);
16 output(2) <= (not input(2)) and input(1) and (not
  input(0));
17 output(3) <= (not input(2)) and input(1) and input(0);
18 output(4) <= input(2) and (not input(1)) and (not
  input(0));
19 output(5) <= input(2) and (not input(1)) and input(0);
20 output(6) <= input(2) and input(1) and (not input(0));
21 output(7) <= input(2) and input(1) and input(0);
22
23 end Behavioral;

```

From: 0ps To: 14,000ps

Get Signals

Radix ▾



100%



Note: To revert to EPWave opening in a new browser window, set that option on your user page.