

# **INSTITUTE OF ENGINEERING AND TECHNOLOGY**

## **DAVV , INDORE**



### **CIRCUIT DESIGN USING HDL (EIR7C4)**

**(Lab Assignment)**

**Session (2020-21)**

**Submitted to:-**

Dr. Vaibhav Nema

**Submitted by :-**

SHIVANSHU SHRIVASTAVA

ROLL NUMBER 17E7047

**Table 1**

**OPERATION OF SHIFT-LEFT REGISTER**

<b>Shift Pulse</b>	<b>D</b>	<b>C</b>	<b>B</b>	<b>A</b>
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	1	1	1	1



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 ENTITY TB IS
7 END ENTITY;
8 ARCHITECTURE TB OF TB IS
9   COMPONENT SHIFT IS
10    PORT(din,clk,reset : IN std_logic;
11         Q : OUT std_logic_vector(3 downto 0));
12   END COMPONENT;
13   --Inputs
14   signal din : std_logic := '0';
15   signal clk : std_logic := '0';
16   signal reset : std_logic := '0';
17   --Outputs
18   signal Q : std_logic_vector(3 downto 0);
19 BEGIN
20   uut: SHIFT PORT MAP (din,clk,reset,Q);
21   clk_process :process
22   begin
23     clk <= '0';
24     wait for 100ns;
25     clk <= '1';
26     wait for 100ns;
27   end process;
28   stim_proc: process
29   begin
30     Reset <= '1'; Din<='1';
31     wait for 200ns;
32     Reset <= '0';
33     wait;
34   end process;
35 END;
```



```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.STD_LOGIC_ARITH.ALL;
4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6 entity SHIFT is
7 Port ( Din,clk,reset : in STD_LOGIC;
8       Q : out STD_LOGIC_VECTOR (3 downto 0));
9 end SHIFT;
10
11 library IEEE;
12 use IEEE.std_logic_1164.all;
13 use IEEE.STD_LOGIC_ARITH.ALL;
14 use IEEE.STD_LOGIC_UNSIGNED.ALL;
15
16 entity D_FFP is
17 port( clk, reset,D: in std_logic;
18       Q: out std_logic);
19 end D_FFP;
20 architecture Behavioral of D_FFP is
21 begin
22 process(clk,reset)
23 begin
24 if(reset='1')then
25   Q <= '0';
26 elsif(clk='1' and clk'event)then
27   Q <= D;
28 end if;
29 end process;
30 end Behavioral;
31
32 architecture Structural of SHIFT is
33 component D_FFP is
34 port( clk, reset,D: in std_logic;
35       Q: out std_logic);
```

VHDL Testbench

design.vhd

```
32 end Behavioral;
33
34 --library IEEE;
35 --use IEEE.std_logic_1164.all;
36 --use IEEE.STD_LOGIC_ARITH.ALL;
37 --use IEEE.STD_LOGIC_UNSIGNED.ALL;
38
39 architecture Structural of SHIFT is
40 component D_FFP is
41 port( clk, reset,D: in std_logic;
42 Q: out std_logic);
43 end component;
44 signal Q_temp: std_logic_vector(3 downto 1);
45 begin
46 DFF3: D_FFP port map (clk, reset, Din, Q_temp(3));
47 DFF2: D_FFP port map (clk, reset, Q_temp(3), Q_temp(2));
48 DFF1: D_FFP port map (clk, reset, Q_temp(2), Q_temp(1));
49 DFF0: D_FFP port map (clk, reset, Q_temp(1), Q(0));
50 Q(3 downto 1)<= Q_temp;
51 end Structural;
```



Type here to search



13:16

30-12-2020

Browser tabs: LEFT SHIFT x, EPWave W x, (1) WhatsApp x, The Cryptic x, Smart Blind x, GitHub - Ed x, 13 agricult. x, N423.doc x, Inbox (449) x, +

Address bar: edaplayground.com/launchEpwave

Navigation: Apps, Gmail, Inbox (446) - 17bei..., https://web.classplu..., GATE 2021 Online T..., Home | OTS, Classes, (452) Kreatryx GATE..., (452) Let's Crack G..., GUC - Faculty of Inf...

EPWave beta | Load | Save | Examples | About | Apps | R324964e6-434c-493d-ad12-6bfab



Brought to you by DOULOS