## INSTITUTE OF ENGINEERING AND TECHNOLOGY DAVV, INDORE



## **CIRCUIT DESIGN USING HDL (EIR7C4)**

(Lab Assignment)

Session (2020-21)

Submitted to:-

Dr. Vaibhav Nema

Submitted by :-

SHIVANSHU SHRIVASTAVA

**ROLL NUMBER 17E7047** 

Table 1

## OPERATION OF SHIFT-LEFT REGISTER

Shift Pulse	D	С	В	A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	1
3	0	1	1	1
4	1	1	1	1

34 end process:

35 END:

```
design.vhd
  1 Nibrary IEEE;
 2 use IEEE.std_logic_1164.all:
 3 use IEEE.STD_LOGIC_ARITH.ALL;
  4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 6 entity SHIFT is
 7 Port ( Din,clk,reset : in STD_LOGIC;
 8 Q : out STD_LOGIC_VECTOR (3 downto 0));
 9 end SHIFT;
 11 library IEEE;
 12 use IEEE.std_logic_1164.all;
 13 use IEEE.STD_LOGIC_ARITH.ALL;
 14 use IEEE.STD LOGIC UNSIGNED.ALL:
 15
16 entity D_FFP is
 17 port( clk, reset,D: in std_logic;
 18 Q: out std_logic);
19 end D FFP:
 20 architecture Behavioral of D FFP is
 21 begin
 22 process(clk.reset)
 23 begin
 24 if(reset='1')then
 25 Q <= '0':
 26 elsif(clk='1' and clk'event)then
 27 Q <= D;
 28 end if:
 29 end process:
 30 end Behavioral;
 31
 32 architecture Structural of SHIFT is
33 component D_FFP is
 34 port( clk, reset.D: in std_logic;
 35 Q: out std_logic);
```



