INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

LAB ASSIGNMENT

4 Bit Right Shift Register- Structural

Session 2020-2021

SUBMITTED TO:

SUBMITTED BY:

Dr Vaibhav Neema

Yug Nigam


El, 4th year, 7th sem

(17E7061) (DE17252)

Structural Equation Modeling

Structural equation modeling is a multivariate statistical analysis technique that is used to analyze structural relationships. This technique is the combination of factor analysis and multiple regression analysis, and it is used to analyze the structural relationship between measured variables and latent constructs.

4 BIT RIGHT SHIFT USING D FLIP FLOP





VHDL Design Code

```
\oplus
design.vhd
 1 library IEEE;
  2 use IEEE.std_logic_1164.all;
 3 use IEEE.STD LOGIC ARITH.ALL;
 4 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 6 entity SHIFT is
 Port ( Din,clk,reset : in STD_LOGIC;
 8 Q : out STD_LOGIC_VECTOR (3 downto 0));
 9 end SHIFT;
 11 library IEEE;
 12 use IEEE.std_logic_1164.all;
 13 use IEEE.STD_LOGIC_ARITH.ALL;
 14 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 16 entity D_FFP is
 17 port( clk, reset,D: in std_logic;
 18 Q: out std_logic);
 19 end D_FFP;
 20 architecture Behavioral of D_FFP is
 21 begin
 22 process(clk,reset)
 23 begin
 24 if(reset='1')then
    Q <= '0'
 26 elsif(clk='1' and clk'event)then
 27 Q <= D;
 28 end if;
 29 end process;
 30 end Behavioral;
 32 architecture Structural of SHIFT is
 33 component D_FFP is
 34 port( clk, reset,D: in std_logic;
 35 Q: out std_logic);
 36 end component;
 37
 38 signal Q_temp: std_logic_vector(3 downto 1);
 39 begin
 40 DFF3: D_FFP port map (clk, reset, Din, Q_temp(3));
 41 DFF2: D_FFP port map (clk, reset, Q_temp(3), Q_temp(2));
 DFF1: D_FFP port map (clk, reset, Q_temp(2), Q_temp(1));

d3 DFF0: D_FFP port map (clk, reset, Q_temp(1), Q(0));
 44 Q(3 downto 1)<= Q_temp;
 45 end Structural;
 46
```

Testbench Code

```
\oplus
testbench.vhd
  1 -- Code your testbench here
  2 library IEEE;
 use IEEE.std_logic_1164.all;
use IEEE.STD_LOGIC_ARITH.ALL;
  5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
    ENTITY TB IS
  7
  8 END ENTITY;
 9 ARCHITECTURE TB OF TB IS
 10 COMPONENT SHIFT IS
     PORT(din,clk,reset : IN std_logic;
 11
     Q : OUT std_logic_vector(3 downto 0));
     END COMPONENT;
 13
     --Inputs
    signal din : std_logic := '0';
signal clk : std_logic := '0';
 15
     signal reset : std_logic := '0';
 17
     --Outputs
     signal Q : std_logic_vector(3 downto 0);
 19
 20 BEGIN
    uut: SHIFT PORT MAP (din,clk,reset,Q);
 21
    clk_process :process
 23 begin
 24 clk <= '0';
 25 wait for 100ns;
 26 clk <= '1';
 27 wait for 100ns;
    end process;
     stim_proc: process
 29
     begin
     Reset <= '1'; Din<='1'; wait for 200ns;
 31
 32
    Reset <= '0';
 33
 34 wait;
    end process;
 35
 36 END;
```

EP Wave

