# INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



# **CIRCUIT DESIGN USING HDL (EIR7C4)**

(Lab Assignment)


**Session (2020-21)** 

Submitted to:	Submitted by
Dr. Vaibhav Neema	Adit Thakur
	E&I (7 <sup>th</sup> Sem)
	Roll no. 17E7005
	Enroll no. DE17197

## Q. Design of 1 Bit Full Adder using behavioral method.

Ans.

### Circuit of 1 bit full adder



### Truth Table of 1 bit full adder

Α	В	Y	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

```
library IEEE;
               use IEEE.STD LOGIC 1164.ALL;
               use IEEE.STD LOGIC ARITH.ALL;
              use IEEE.STD LOGIC UNSIGNED.ALL;
           entity FULLADDER BEHAVIORAL SOURCE is
       Port ( A : in STD LOGIC VECTOR (2 downto 0);
             O : out STD LOGIC VECTOR (1 downto 0));
              end FULLADDER BEHAVIORAL SOURCE;
architecture Behavioral of FULLADDER BEHAVIORAL SOURCE is
                             begin
                         process (A)
                             begin
                          ---for SUM
if (A = "001" \text{ or } A = "010" \text{ or } A = "100" \text{ or } A = "111") then
                         O(1) <= '1';
 ---single inverted commas used for assigning to one bit
                             else
                        O(1) < = '0';
                           end if;
                         ---for CARRY
if (A = "011" \text{ or } A = "101" \text{ or } A = "110" \text{ or } A = "111") then
                         O(0) \le '1';
                             else
                         O(0) \le '0';
                            end if;
                         end process;
                       end Behavioral;
```