

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema

Submitted by

Ayur Sarawgi

E&I (7th Sem)


Roll no. 17E7013

Enroll no. DE17205

Q. Design of Binary to gray code converter using data flow modelling.

Ans.

Circuit of 4 bit binary to gray code converter



Truth Table of Binary to Gray code

BINARY INPUT				GRAY CODE INPUT			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Logic used -

GRAY (3) = BIN (3)

GRAY (2) = BIN (3) **XOR** BIN (2)

GRAY (1) = BIN (2) **XOR** BIN (1)

GRAY (0) = BIN (1) **XOR** BIN (0)

Component-

3 XOR gates

Testbench code of 4 bits binary to gray code converter

testbench.vhd



```
1  -- Code your testbench here
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity tb is
6  end tb;
7
8  architecture behavior of tb is
9
10     -- component declaration for the unit under test's (uut)
11     component bin2gray is
12     port( bin : in std_logic_vector(3 downto 0);
13           g : out std_logic_vector(3 downto 0)
14           );
15     end component;
16
17     signal bin,g,bin_out : std_logic_vector(3 downto 0) := (others => '0');
18
19     begin
20         -- instantiate the unit under test's (uut)
21         uut1: bin2gray port map (
22             bin => bin,
23             g => g
24         );
25
```

testbench.vhd



```
24     );
25
26     -- stimulus process
27     stim_proc: process
28     begin
29         bin <= "0000";      wait for 10 ns;
30         bin <= "0001";      wait for 10 ns;
31         bin <= "0010";      wait for 10 ns;
32         bin <= "0011";      wait for 10 ns;
33         bin <= "0100";      wait for 10 ns;
34         bin <= "0101";      wait for 10 ns;
35         bin <= "0110";      wait for 10 ns;
36         bin <= "0111";      wait for 10 ns;
37         bin <= "1000";      wait for 10 ns;
38         bin <= "1001";      wait for 10 ns;
39         bin <= "1010";      wait for 10 ns;
40         bin <= "1011";      wait for 10 ns;
41         bin <= "1100";      wait for 10 ns;
42         bin <= "1101";      wait for 10 ns;
43         bin <= "1110";      wait for 10 ns;
44         bin <= "1111";      wait for 10 ns;
45         wait;
46     end process;
47
48     end;
```

Design code of 4 bits binary to gray code converter

design.vhd



```
1  -- Code your design here
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.ALL;
5
6  entity bin2gray is
7  port(   bin : in std_logic_vector(3 downto 0);  --binary input
8         G : out std_logic_vector(3 downto 0)  --gray code output
9        );
10 end bin2gray;
11
12 architecture gate_level of bin2gray is
13
14 begin
15
16  --xor gates.
17  G(3) <= bin(3);
18  G(2) <= bin(3) xor bin(2);
19  G(1) <= bin(2) xor bin(1);
20  G(0) <= bin(1) xor bin(0);
21
22 end;
```

Output of 4 bits binary to gray code converter

EPWave



From: 0ps To: 160,000ps

Get Signals Radix Q 100% 30,000ps

	0	20,000	40,000	60,000	80,000	100,000	120,000	140,000
bin[3:0]	0000	0001	0010	0011	0100	0101	0110	0111
G[3:0]	0000	0001	0011	0100	0110	0111	1010	1000

Note: To revert to EPWave opening in a new browser window, set that option on your user page.