

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)


Session (2020-21)

<u>Submitted to:</u>	<u>Submitted by</u>
Dr. Vaibhav Neema	Adit Thakur
	E&I (7 th Sem)
	Roll no. 17E7005
	Enroll no. DE17197

Q. Design of 1 Bit Full Adder using behavioral method.

Ans.

Circuit of 1 bit full adder



Truth Table of 1 bit full adder

A	B	Y	SUM	CARRY
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

VHDL code for full adder using behavioral method

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity FULLADDER_BEHAVIORAL_SOURCE is
Port ( A : in  STD_LOGIC_VECTOR (2 downto 0);
      O : out  STD_LOGIC_VECTOR (1 downto 0));
end FULLADDER_BEHAVIORAL_SOURCE;

architecture Behavioral of FULLADDER_BEHAVIORAL_SOURCE is

    begin
        process (A)
            begin

                ---for SUM
                if (A = "001" or A = "010" or A = "100" or A = "111") then
                    O(1) <= '1';
                    ---single inverted commas used for assigning to one bit
                else
                    O(1) <= '0';
                end if;

                ---for CARRY
                if (A = "011" or A = "101" or A = "110" or A = "111") then
                    O(0) <= '1';
                else
                    O(0) <= '0';
                end if;

            end process;
        end Behavioral;
```