

# INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



VHDL (EIR7E1)

Lab Viva

SESSION (2020-2021)

SUBMITTED TO-

Vaibhav Neema

SUBMITTED BY-


Mahima Shriwas

Roll No:- 17E7022

Contact No. :- 9111887269

Email Id – 17bei122@ietdavv.edu.in

## ***XOR gate***




Symbol of xor gate

The Exclusive OR (or XOR) relationship  
 $F=A\oplus B$  is defined by the truth tables shown below:-

Input		Output
A	B	F
0	0	0
0	1	1
1	0	1
1	1	0

## Design Code:-




```
1  LIBRARY IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3
4  entity xorgate is
5      PORT (
6          a : in STD_LOGIC;
7          b : in STD_LOGIC;
8          f : out STD_LOGIC);
9  end xorgate;
10
11  architecture dataflow of xorgate is
12  begin
13      f <= a xor b;
14  end dataflow;
15
```

## Testbench Code:-

```
testbench.vhd
1
2 LIBRARY ieee;
3 USE ieee.std_logic_1164.ALL;
4
5 ENTITY xor_gate_test IS
6 END xor_gate_test;
7
8 ARCHITECTURE dataflow OF xor_gate_test IS
9
10     COMPONENT xorgate
11     PORT(
12         a : IN std_logic;
13         b : IN std_logic;
14         f : OUT std_logic
15     );
16     END COMPONENT;
17
18     signal a : std_logic := '0';
19     signal b : std_logic := '0';
20     signal f : std_logic;
21
22
23
24 BEGIN
25
26     uut: xorgate PORT MAP (
27         a => a,
28         b => b, |
29         f => f
30     );
31
32
33     stim_proc: process
34     begin
35
36         wait for 100 ns;
37         wait for 100 ns;
38         a <= '0';
39         b <= '0';
40         wait for 100 ns;
41         a <= '1';
42         b <= '0';
43         wait for 100 ns;
44         a <= '0';
45         b <= '1';
46         wait for 100 ns;
47         a <= '1';
48         b <= '1';
49         wait;
50     end process;
51 END dataflow;
52
53
```

## Output Waveform:-



Link of code:- <https://www.edaplayground.com/x/j9p2>