INSTITUTE OF ENGINEERING & TECHNOLOGY DEVI AHILYA VISHWAVIDHYALAYA, INDORE



ELECTRONIC AND INSTRUMENTATION ENGINEERING

SUBMITTED BY: DIVYANSHI KAJLE


ROLL NUMBER: 17E7016


ENROLLEMENT NO: DE17208

CLASS: BEIV YEAR

1 BIT FULL ADDER USING STRUCTURAL MODELLING

The VHDL Code for full-adder circuit adds three one-bit binary numbers (A, B, Cin) and outputs two one-bit binary numbers, a sum (S) and a carry (Cout). Truth Table describes the functionality of full adder. sum(S) output is High when odd number of inputs are High. Cout is High, when two or more inputs are High. VHDL Code for full adder can also be constructed with 2 half adder Port mapping in to full adder.





| Cin | В | Α | S | Cout |
|-----|---|---|---|------|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |

VHDL CODE FOR 1 BIT FULL ADDER

```
library IEEE;
use IEEE.std_logic_1164.all;
entity fulladder is
Port ( A : in STD_LOGIC;
B : in STD_LOGIC;
Cin : in STD_LOGIC;
S : out STD_LOGIC;
Cout : out STD_LOGIC);
end fulladder;
```

```
architecture structure of fulladder is
signal x1,x2,x3: std_logic;
begin
x1<= A xor B;
x2<= A and B;
x3<= x1 and Cin;
Cout <= x2 or x3;
S<= x1 xor Cin;
end structure;
```

TESTBENCH FOR 1 BIT FULL ADDER

library IEEE;
use IEEE.std_logic_1164.all;

END fulladd;

ENTITY fulladd IS

ARCHITECTURE behavior OF fulladd IS

COMPONENT fulladder

```
PORT(
A: IN std_logic;
B: IN std_logic;
Cin: IN std_logic;
S: OUT std_logic;
Cout : OUT std_logic
);
END COMPONENT;
signal A : std_logic := '0';
signal B : std_logic := '0';
signal Cin : std_logic := '0';
signal S : std_logic;
signal Cout : std_logic;
BEGIN
uut: fulladder PORT MAP (
A \Rightarrow A,
B \Rightarrow B,
Cin => Cin,
```

```
S => S,
Cout => Cout
);
stim_proc: process
begin
wait for 100 ns;
A <= '0';
B <= '0';
Cin <= '0';
wait for 10 ns;
A <= '1';
B <= '0';
Cin <= '0';
wait for 10 ns;
A <= '0';
B <= '1';
Cin <= '0';
wait for 10 ns;
```

wait for 10 ns;


wait for 10 ns;


wait for 10 ns;


wait for 10 ns;

```
B <= '1';
Cin <= '1';
wait for 10 ns;
end process;
END;
```

VHDL CODE and TESTBENCH:







OUTPUT WAVEFORM:

