# INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



## **CIRCUIT DESIGN USING HDL (EIR7C4)**

(Lab Assignment)

**Session (2020-21)** 

4-Bit Right-Shift Register

#### **Submitted to:**

Dr. Vaibhav Neema


#### **Submitted by**

Hritwik Singh E&I (7<sup>th</sup> Sem)

Roll no. 17E7019

Enroll no. DE17211

## 4Bit-RightShift-Register



## **VHDL CODE-**

```
design.vhd #
  1 library IEEE;
2 use IEEE.std_logic_1164.all;
  3 use IEEE.numeric_std.all;
  4
5 entity sreg4dflw is
  6
      port(
                             : in std_logic;
std_logic;
std_logic_vector(3 downto 0));
               serial_in
              clk: in q : out
  9
 10
 12 end sreg4dflw;
 14 architecture right_shift of sreg4dflw is
 15 begin
 16
 17
       process (clk)
       begin
 18
 19
         q(3) <= serial_in;
 20
        q(2) <= q(3);
q(1) <= q(2);
q(0) <= q(1);
 21
 23
 24
      end process;
end right_shift;
 25
```

## **Testbench Code-**

```
testbench.vhd
  1 library IEEE;
2 use IEEE.std_logic_1164.all;
  3 use IEEE.numeric_std.all;
  5 entity sreg4dflw_tb is
  6 end sreg4dflw_tb;
  8 architecture right_shift of sreg4dflw_tb is
  9 component sreg4dflw is
 port(serial_in,clk : in std_logic;
q : OUT std_logic_vector(3 downto 0));
end component;
      --Inputs
 15 signal serial_in : std_logic := '0';
16 signal clk : std_logic := '0';
 18
     --Outputs
     signal q : std_logic_vector(3 downto 0);
      begin
     uut: sreg4dflw port map (serial_in,clk,q);
      clk_process :process
 23 begin
24 clk <= '0';
 25 wait for 200ns;
26 clk <= '1';
 27 wait for 200ns;
 28 end process;
      stim_proc: process
     begin
      serial_in<='1';
 32 wait for 400ns;
 33 wait;
 34 end process;
 35 end;
```

## **EP Wave-**

