INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



ELECTRONICS & INSTUMENTATION ENGINEERING CIRCUIT DESIGN USING HDL(EIR7E1)

LAB VIVA

Session: 2020-21

SUBMITTED TO: SUBMITTED BY:


Dr. Vaibhav Neema Tanishk Agrawal

Roll No: 17E7054

Email: tanishkagrawal786@gmail.com

Phone: 9407407827

4x1 Multiplexer



Truth table of a 4:1 Mux

Selection Lines		Output
S ₁	S ₀	Y
0	0	I ₀
0	1	I ₁
1	0	I ₂
1	1	I ₃

Design code

Output Waveform:

