

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL

(Lab Assignment)

Session (2020-2021)

8:1 MUX

Submitted to:

Dr. Vaibhav Neema

Submitted by


Yashendra Singh

E&I(7th sem)

Roll no. 17E7060

Design of 8:1 MUX

Block Diagram:



Truth Table:

Select Data Inputs			Output
S_2	S_1	S_0	Y
0	0	0	D_0
0	0	1	D_1
0	1	0	D_2
0	1	1	D_3
1	0	0	D_4
1	0	1	D_5
1	1	0	D_6
1	1	1	D_7

Design Code:

```
design.vhd
1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6
7 entity MUX8_1 is
8     Port ( i : in  STD_LOGIC_VECTOR (7 downto 0);
9           s : in  STD_LOGIC_VECTOR (2 downto 0);
10          y : out STD_LOGIC);
11 end MUX8_1;
12
13 architecture dataflow of MUX8_1 is
14
15 begin
16
17 with s select
18 y <=      i(0) when "000",
19           i(1) when "001",
20           i(2) when "010",
21           i(3) when "011",
22           i(4) when "100",
23           i(5) when "101",
24           i(6) when "110",
25
26           i(7) when others;
27
28 end dataflow;
```

Testbench code:

```
testbench.vhd
VHDL Testbench

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity Mux8_1_tb is
7  end entity;
8  architecture tb of Mux8_1_tb is
9  component MUX8_1 is
10 Port ( i : in STD_LOGIC_VECTOR downto 0);
11 s : in STD_LOGIC_VECTOR (2 downto 0);
12 y : out STD_LOGIC);
13 end component;
14
15 signal i : STD_LOGIC_VECTOR (7 downto 0);
16 signal s : STD_LOGIC_VECTOR (2 downto 0);
17 signal y : STD_LOGIC;
18
19 begin
20
21 uut: MUX8_1 port map(
22 i => i,
23 s => s,
24 y => y);
25
26
27 stim: process
28 begin
29
30 i <= "01010101";
31 s <= "000";
32 wait for 20 ns;
33 s <= "001";
34 wait for 20 ns;
35 s <= "010";
36 wait for 20 ns;
37 s <= "011";
38 wait for 20 ns;
39 s <= "100";
40 wait for 20 ns;
41 s <= "101";
42 wait for 20 ns;
43 s <= "110";
44 wait for 20 ns;
45 s <= "111";
46 wait for 20 ns;
47 wait;
48
49 end process;
50 end tb;
```

Waveform:

