

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema Sir

Submitted by

Atharva Agasti

E&I (7th Sem)


Roll no. 17E7012

Enroll no. DE17204

Q. Design NOR code using VHDL language?

Ans.

Circuit of NOR Gate



Design code for NOR gate :

design.vhd



```
1  -- Simple OR gate design
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity or_gate is
6  port(
7      a: in std_logic;
8      b: in std_logic;
9      q: out std_logic);
10 end or_gate;
11
12 architecture rtl of or_gate
13 is
14 begin
15     process(a, b) is
16     begin
17         q <= not(a or b);
18     end process;
19 end rtl;
```

Testbench code for NOR gate :

testbench.vhd



```
1  -- Testbench for VHDL Testbench
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity testbench is
6  -- empty
7  end testbench;
8
9  architecture tb of testbench
10 is
11
12 -- DUT component
13 component or_gate is
14 port(
15     a: in std_logic;
16     b: in std_logic;
17     q: out std_logic);
18 end component;
19
20 signal a_in, b_in, q_out:
21 std_logic;
22
23 begin
24     -- Connect DUT
25     DUT: or_gate port map(a_in,
26 b_in, q_out);
27
28 process
29 begin
30     a_in <= '0';
31     b_in <= '0';
32     wait for 1 ns;
33     assert(q_out='0') report
34 "Fail 0/0" severity error;
35
36     a_in <= '0';
37     b_in <= '1';
38     wait for 1 ns;
39     assert(q_out='1') report
40 "Fail 0/1" severity error;
41
42     a_in <= '1';
43     b_in <= 'X';
44     wait for 1 ns;
45     assert(q_out='1') report
46 "Fail 1/X" severity error;
47
48     a_in <= '1';
49     b_in <= '1';
50     wait for 1 ns;
51     assert(q_out='1') report
52 "Fail 1/1" severity error;
53
54     -- Clear inputs
55     a_in <= '0';
56     b_in <= '0';
57
58     assert false report "Test
59 done." severity note;
60     wait;
61 end process;
62 end tb;
```

EP waveform for OR gate :

