## INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



## **ELECTRONICS & INSTUMENTATION ENGINEERING**

VHDL (EIR7E1)

**LAB VIVA** 


Session: 2020-21

SUBMITTED TO: VAIBHAV NEEMA

SUBMITTED BY:

MANISHA PATHEKAR ROLL NO. 17E7023(DE17215) EMAIL: 17bei123@ietdavv.edu.in Phone: 7974309748

## **Asynchronous 4-bit UP counter**



State	$Q_D$	$Q_C$	$Q_{B}$	$Q_A$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0

