

INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema

Submitted by


Atharv Sharma

E&I (7th Sem)

Roll no. 17E7011

Enroll no. DE17203

Ans.



1)VHDL TEST BENCH CODE FOR 3:8 DECODER using BEHAVIOURAL MODELLING.

```
1
2 library IEEE;
3 use IEEE.STD_LOGIC_1164.ALL;
4 use IEEE.STD_LOGIC_ARITH.ALL;
5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
6 entity decoder_tb is end entity;
7 architecture tb of decoder_tb is
8 component DECODER_SOURCE is
9 Port ( A,B,C : in STD_LOGIC; Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0 : out STD_LOGIC);
10 end component;
11 signal A, B, C, Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0 : STD_LOGIC;
12 begin
13 uut: DECODER_SOURCE port map(
14 A => A, B => B, C=> C,
15 Y7=> Y7, Y6 => Y6, Y5 => Y5, Y4 => Y4, Y3 => Y3, Y2 => Y2, Y1 => Y1, Y0 => Y0);
16 stim: process
17 begin
18 A <= '0';
19 B <= '0';
20 C <= '0';wait for 10 ns;
21 A <= '0';
22 B <= '0';
23 C <= '1';wait for 10 ns;
24 A <= '0';
25 B <= '1';
26 C <= '0';wait for 10 ns;
27 A <= '0';
28 B <= '1';
29 C <= '1';wait for 10 ns;
30 A <= '1';
31 B <= '0';
32 C <= '0';wait for 10 ns;
33 A <= '1';
34 B <= '0';
35 C <= '1';wait for 10 ns;
36 A <= '1';
37 B <= '1';
38 C <= '0';wait for 10 ns;
39 A <= '1';
40 B <= '1';
41 C <= '1';wait for 10 ns;
42 wait;
43 end process;end tb;
```

2) VHDL SOURCE CODE FOR 3:8 DECODER:

```
1  -- Code your design here
2  library IEEE;
3  use IEEE.STD_LOGIC_1164.ALL;
4  library IEEE;
5  use IEEE.STD_LOGIC_1164.ALL;
6  use IEEE.STD_LOGIC_ARITH.ALL;
7  use IEEE.STD_LOGIC_UNSIGNED.ALL;
8  entity DECODER_SOURCE is
9      port ( A,B,C : in STD_LOGIC;
10 Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0 : out STD_LOGIC);
11 end DECODER_SOURCE;
12 architecture dataflow of DECODER_SOURCE is
13 begin
14 Y0 <= ((not A)and(not B)and(not C));
15 Y1 <= ((not A)and(not B)and C);
16 Y2 <= ((not A)and B and(not C));
17 Y3 <= ((not A)and B and C);
18 Y4 <= ( A and(not B)and(not C));
19 Y5 <= ( A and(not B)and C);
20 Y6 <= ( A and B and(not C));
21 Y7 <= ( A and B and C);
22
23 end dataflow;
24
```

3) Output Waveform:

