INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV INDORE



ELECTRONICS & INSTRUMENTATION ENGINEERING CIRCUIT DESIGN USING HDL(EIR7E1)

LAB VIVA

Session: 2020-21

SUBMITTED TO: SUBMITTED BY:

Dr. Vaibhav Neema Atharva Bhanagay


Roll No: 17E7010

Email: 17bei112@ietdavv.edu.in

Phone: 9340655731

Positive Edge D Flip Flop

The Master slave D flip flop shown below is a positive edge triggered device that means it will operate when clock input has raising edge. The first flip flop (master flip – flop) is connected with a negative clock signal i.e. Inverted and the second flip – flop (slave flip – flop) is connected with double inverse of clock signal i.e. normal clock signal.



Truth Table:

D	CLK	Q	QN
0		0	1
1		1	0
X	0	last Q	last QN
x	1	last Q	last QN

Design Code


```
    Run  
    Save  
    Copy    ASU students: please log on using the Google button.

   design.vhd [#]
        1 Library ieee;
         2 use ieee.std_logic_1164.all;
        Entity ip2_nand is
5 Port ( a,b:in std_logic;
6 op:out std_logic);
        8
9 Architecture da of ip2_nand is
      9 Archi-
10 begin
Op<=a nand b;
       11 Op<=a nand
12 End architecture;
      14 Library ieee;
15 use ieee.std_logic_1164.all;
      fe entity d_latch is
fla Port(clk,d:in std_logic;
fla q,qbar:out std_logic);
fla entity;
fla dentity;
      22 Architecture rch of d_latch is
23 signal p1,p2,p3,q1,q2:std_logic;
      24
25 component ip2_nand is
      26 Port (a,b:in std_logic;
27 op:out std_logic);
       28 End component;
       29 Begin
      29 Begnn
30 U1: ip2_nand port map (clk,d,p1);
31 U2: ip2_nand port map (d,d,p3);
32 U3: ip2_nand port map (clk,p3,p2);
33 U4: ip2_nand port map (p1,q2,q1);
34 U5: ip2_nand port map (q1,p2,q2);
       35 q<=q1;
      36 qbar<=q2;
      38
39 Library ieee;
40 use ieee.std_logic_1164.all;
      42 entity my_dff is
43 Port (clk,d:in std_logic;
      44    q,qbar:out std_logic);
45 End entity;
      46
47 Architecture rch of my_dff is
48 Signal q1,q2,q3:std_logic;
      49
50 component ip2_nand is
51 Port (a,b:in std_logic;
52 op:out std_logic);
53 End component;
     55 component d_latch is
56 Port(clk,d:in std_logic;
57 q,qbar:out std_logic);
58 End component;
      60 Begin
                             : d_latch port map (q3,d,q1,q2);
      62 nand4not : ip2_nand port map (q3,q,q1,q2);
63 slave : d_latch port map (clk,q1,q,qbar);
64 End rch;
```

Test-Bench Code

```
\oplus
testbench.vhd
  1 library ieee;
  2 use ieee.std_logic_1164.all;
  4 entity dff_tb is
  5 end entity;
 7 architecture tb of dff_tb is
 9 component my_dff is
 10 Port (clk,d : in std_logic;
        q, qbar : out std_logic);
 11
 12 end component;
 13
 14 signal d, clk,q, qbar : std_logic;
 15
 16 begin
 17 dut: my_dff port map (clk,d,q,qbar);
 18 Clock: process
 19 begin
 20 clk <= '0';
 21 wait for 10 ns;
 22 clk <= '1':
 23 wait for 10 ns;
 24 end process;
 25
 26 stim : process
 27 begin
 28
 29 d <= '0';
 30 wait for 29 ns;
 31 d <= '1';
 32 wait for 31 ns;
 33 d <= '0';
 34 wait for 42 ns;
 35 d <= '1';
 36 wait for 23 ns;
 37
 38 end process;
 39 end tb;
```

OUTPUT Waveform



EDA Playground link:

https://www.edaplayground.com/x/B4yA