

# INSTITUTE OF ENGINEERING AND TECHNOLOGY

## DAVV , INDORE



### CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

**Submitted to:-**

Dr. Vaibhav Nema

**Submitted by :-**


ROHIT PATERIYA

ROLL NUMBER 17E7036



Edit with WPS Office

## 1×8 Demultiplexer circuit



## Truth Table

S2	S1	S0	O0	O1	O2	O3	O4	O5	O6	O7
0	0	0	I	0	0	0	0	0	0	0
0	0	1	0	I	0	0	0	0	0	0
0	1	0	0	0	I	0	0	0	0	0
0	1	1	0	0	0	I	0	0	0	0
1	0	0	0	0	0	0	I	0	0	0
1	0	1	0	0	0	0	0	I	0	0
1	1	0	0	0	0	0	0	0	I	0
1	1	1	0	0	0	0	0	0	0	I

# VHDL CODE

```
library IEEE;

use IEEE.STD_LOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity DEMUXSOURCE is

Port (i : in STD_LOGIC;

s : in STD_LOGIC_VECTOR (2 downto 0);

y : out STD_LOGIC_VECTOR (7 downto 0));

end DEMUXSOURCE;

architecture Behavioral of DEMUXSOURCE is

begin

process (i, s) is

begin

if (s <= "000") then
```



$y(0) \leq i$  ;

elsif (s <= "001") then

$y(1) \leq i$  ;

elsif (s <= "010 ") then

$y(2) \leq i$  ;

elsif (s<="011") then

$y(3) \leq i$  ;

elsif (s<="100 ") then

$y(4) \leq i$  ;

elsif (s<="101") then

$y(5) \leq i$  ;

elsif (s<="110 ") then

$y(6) \leq i$  ;

elsif (s<="111") then

$y(7) \leq i$  ;



end if;

end process;

end Behavioral;

TEST BENCH

library IEEE;

use IEEE.STD\_LOGIC\_1164.ALL;

use IEEE.STD\_LOGIC\_ARITH.ALL;

use IEEE.STD\_LOGIC\_UNSIGNED.ALL;

entity demuxtb is

end demuxtb;

architecture tb of demuxtb is

component DEMUXSOURCE is

Port(i : in STD\_LOGIC;

s : in STD\_LOGIC\_VECTOR (2 downto 0);

y : out STD\_LOGIC\_VECTOR (7 downto 0));

end component;

signal i: STD\_LOGIC;

signal s: STD\_LOGIC\_VECTOR (2 downto 0);

signal y: STD\_LOGIC\_VECTOR (7 downto 0);

begin

uut: DEMUXSOURCE port map(

i => i,

s => s,


y => y);




```
stim: process
begin
i <= '1';
s <= "0 0 0 ";
wait for 10 ns;
s <= "0 0 1 ";
wait for 10 ns;
s <= "0 1 0 ";
wait for 10 ns;
s <= "0 1 1 ";
wait for 10 ns;
s <= "1 0 0 ";
wait for 10 ns;
s <= "1 0 1 ";
wait for 10 ns;
s <= "1 1 0 ";
wait for 10 ns;
s <= "1 1 1 ";
wait;
end process;
end tb;
```

```
waveform
```











Edit with WPS Office