# INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



#### **CIRCUIT DESIGN USING HDL (EIR7C4)**

(Lab Assignment)

**Session (2020-21)** 

#### **Submitted to:**


Dr. Vaibhav Neema

#### **Submitted by**

Shrey Gaur E&I (7<sup>th</sup> Sem) Roll no. 17E7048 Enroll no. DE17239

### Q. Design of Binary to gray code converter using structure modelling. Ans.

#### Circuit of 4 bit binary to gray code converter



#### Logic used -

GRAY(3) = BIN(3)

GRAY(2) = BIN(3) XOR BIN(2)

GRAY(1) = BIN(2) XOR BIN(1)

GRAY(0) = BIN(1) XOR BIN(0)

#### **Component-**

3 XOR gates

#### Truth Table of Binary to Gray code

BINARY INPUT				GRAY CODE INPUT			
В3	B2	B1	В0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

## Binary to gray code converter in vhdl using structural modelling:

Design code:

```
11:16:47
                       edaplayground.com/x/jHmQ
                                (3)
                                    •
design.vhd
           +
   1 -- Code your desigVHDL Design
     herelibrary IEEE;
   3 use IEEE.STD_LOGIC_1164.ALL;
   5 entity bin2gray is
         Port ( bin: in
     std_logic_vector (3 downto 0
          std_logic_vector (3
     out
     downto 0)
    end bin2gray;
  9
  10 architecture
     Structural_bin2gray of
     bin2gray is
  11
  12
         component xor_1 is
              Port ( o,p : in
  13
     STD_LOGIC;
              q : out STD_LOGIC);
  14
         end component;
  15
  16
  17
     begin
     11: xor_1 port map
(bin(3),'0', g(3));
    12: xor_1 port map
  18
  19
     (bin(3), bin(2), g(2));
  20
         13: xor_1 port map
     (bin(2), bin(1), g(1));
         14: xor_1 port map
     (bin(1), bin(0), g(0));
     end Structural_bin2gray;
```

#### Testbench code:

```
testbench.vhd
  1 -- Code your te VHDLTestbench
2 library ieee;
3 use ieee.std_logic_1164.all;
  5 entity tb is
6 end tb;
  8 architecture behavior of tb
  9
          -- component declaration
 10
     for the unit under test's
     (uut)
 11 component bin2gray is
    port( bin : in
std_logic_vector(3 downto 0);
    g : out
std_logic_vector(3 downto 0)
 15 end component;
 16
17 signal bin,g:
     std_logic_vector(3 downto 0)
:= (others=>'0');
 18
19 begin
    22
23
 25
26
    -- stimulus process
stim_proc: process
begin
bin <= "0000";
wait for 10 ns;
bin <= "0001"; wait
 27
 28
 30
     for 10 ns;
               bin <= "0010"; wait
    for 10 ns;
bin <= "0011"; wait
     for 10 ns;
bin <= "0100";
 34
    wait for 10 ns;
bin <= "0101"; wait
 35
    for 10 ns;
bin <= "0110"; wait
 36
               bin <= "0111"; wait
 37
    for 10 ns;
bin <= "1000";
 38
    wait for 10 ns;
bin <= "1001"; wait
 39
     for 10 ns;
bin <= "1010"; wait
 40
     for 10 ns;
bin <= "1011"; wait
 41
    bin <= "1100";
wait for 10 ns;
bin <= "1101"; wait
 42
 43
    for 10 ns;
bin <= "1110"; wait
 44
    for 10 ns;
bin <= "1111"; wait
 45
    for 10 ns;
        wait;
end process;
 47
 49 end;
```

#### EP waveform:

