INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

Session (2020-21)

Submitted to:

Dr. Vaibhav Neema


Submitted by

Pranita Prabhati E&I (7th Sem) Roll no. 17E7031 Enroll no. DE17222

Q. Design of negative edge DFF using behavioral modelling. Ans.

Circuit of negative edge DFF

Truth Table of negative edge DFF



clk	D	Q	Ō
↑	0	0	1
↑	1	0	1
↑	0	0	1
\downarrow	1	1	0
\downarrow	0	0	1

```
\oplus
```

```
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
4 ENTITY DFF_tb IS
5 END DFF_tb;
7 ARCHITECTURE behavior OF DFF_tb IS
   COMPONENT DFF
8
   PORT(
9
10 din : IN std_logic;
11 clk : IN std_logic;
   rst : IN std_logic;
12
   dout : OUT std_logic
13
   );
14
   END COMPONENT;
15
16
   signal din : std_logic := '0';
17
   signal clk : std_logic := '0';
18
   signal rst : std_logic := '1';
19
  signal dout : std_logic;
20
   constant clk_period : time := 10 ns;
21
22
23 BEGIN
24 uut: DFF PORT MAP (
25 din => din,
26
   clk => clk,
   rst => rst,
27
   dout => dout
28
   );
29
30
31
   clk_process :process
   begin
32
```

```
testbench.vhd +
```

```
for i in 1 to 24 loop
  clk <= '0';
  wait for 1.25 ns;
  clk <= '1';
  wait for 1.25 ns;</pre>
35
36
37
38
39
              end loop;
40
             wait:
41
      end process;
42
43
      stim_proc: process
44
      begin
45
            rst <= '1';
din <= '0';
wait for 10 ns;
46
47
48
49
           rst <= '1';
din <= '1';
wait for 10 ns;
50
51
52
53
           rst <= '0';
din <= '0';
wait for 10 ns;
54
55
56
57
         | rst <= '0';
din <= '1';
wait for 10 ns;
58
59
60
61
            rst <= '1';
din <= '1';
62
63
            wait for 10 ns;
64
65
```

testbench.vhd +

```
wait for io ns;
60
61
         rst <= '1';
din <= '1';
62
63
          wait for 10 ns;
64
65
         rst <= '0';
din <= '1';
66
67
         wait for 10 ns;
68
69
         rst <= '1';
din <= '0';
wait for 10 ns;
70
71
72
73
         rst <= '1';
din <= '1';
74
75
         wait for 10 ns;
76
77
         rst <= '0';
din <= '0';
78
79
         wait for 10 ns;
80
81
         rst <= '0';
din <= '0';
wait for 10 ns;
82
83
84
85
     wait;
86
87
88 end process;
89 END;
90
```

Design code of negative edge DFF

```
\oplus
design.vhd
  1 library ieee;
  2 use ieee.std_logic_1164.all;
  3
  4 entity DFF is
  5 port(
        din: in std_logic;
  6
        clk: in std_logic;
  7
        rst: in std_logic;
  8
        dout: out std_logic
  9
        );
 10
 11 end DFF;
 13 architecture behavioral of DFF is
 14 begin
 15
 16 process(rst,clk,din)
 17 begin
 18
        if(falling_edge(clk)) then
 19
```

dout<= din;


end if;

23 end process; 24 end behavioral;

20

21 22

Output of negative edge DFF



Note: To revert to EPWave opening in a new browser window, set that option on your user page.