

**INSTITUTE OF ENGINEERING AND TECHNOLOGY, DAVV
INDORE**



ELECTRONICS & INSTRUMENTATION ENGINEERING

VHDL (EIR7E1)

LAB VIVA

Session: 2020-21

**SUBMITTED TO
VAIBHAV NEEMA**


**SUBMITTED BY
ANSHUL NEMA**

Roll No: 17E7009(DE17201)

Email: 17bei109@ietdavv.edu.in

Phone: 9285555955

4 :1 multiplexer using Behavioural modelling



Input		output
S1	S0	Z
0	0	A
0	1	B
1	0	C
1	1	D

Design Code:

design.vhd


VHDL Design

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.all;
3
4 entity mux_4to1 is
5     port(
6
7         A,B,C,D : in STD_LOGIC;
8         S0,S1: in STD_LOGIC;
9         Z: out STD_LOGIC
10    );
11 end mux_4to1;
12
13 architecture bhv of mux_4to1 is
14 begin
15     process (A,B,C,D,S0,S1) is
16     begin
17         if (S0 = '0' and S1 = '0') then
18             Z <= A;
19         elsif (S0 = '1' and S1 = '0') then
20             Z <= B;
21         elsif (S0 = '0' and S1 = '1') then
22             Z <= C;
23         else
24             Z <= D;
25         end if;
26     end process;
27 end bhv;
28
29
```

TestBench Code:

```
testbench.vhd
1 LIBRARY ieee;
2 USE ieee.std_logic_1164.ALL;
3
4 ENTITY tb_mux IS
5 END tb_mux;
6
7 ARCHITECTURE behavior OF tb_mux IS
8
9
10     COMPONENT mux_4to1
11     PORT(
12         A : IN  std_logic;
13         B : IN  std_logic;
14         C : IN  std_logic;
15         D : IN  std_logic;
16         S0 : IN  std_logic;
17         S1 : IN  std_logic;
18         Z : OUT std_logic
19     );
20     END COMPONENT;
21
22
23
24     signal A : std_logic := '0';
25     signal B : std_logic := '0';
26     signal C : std_logic := '0';
27     signal D : std_logic := '0';
28     signal S0 : std_logic := '0';
29     signal S1 : std_logic := '0';
30
31
32     signal Z : std_logic;
33
34 BEGIN
35
36
37     uut: mux_4to1 PORT MAP (
38         A => A,
39         B => B,
40         C => C,
41         D => D,
42         S0 => S0,
43         S1 => S1,
44         Z => Z
45     );
46
47
48     stim_proc: process
49     begin
50
51         wait for 20 ns;
52
53         A <= '1';
54         B <= '0';
55         C <= '1';
56         D <= '0';
57
58         S0 <= '0'; S1 <= '0';
59
60         wait for 20 ns;
61
62         S0 <= '1'; S1 <= '0';
63
64         wait for 20 ns;
65
66         S0 <= '0'; S1 <= '1';
67
68         wait for 20 ns;
69
70         S0 <= '1'; S1 <= '1';
71
72         wait for 20 ns;
73
74     end process;
75
76 END;
```

Output:



Link to EDA playground:

<https://www.edaplayground.com/x/7nrN>