INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:


Dr. Vaibhav Neema

Submitted by

VIDHI SHARMA E&I (7th Sem) Roll no. 17E7056 Enroll no. DE17247

DESIGN OF POSITIVE EDGE TRIGGERED D FLIP FLOP (DATAFLOW MODELLING)

Circuit Diagram



Truth Table

| Clk | Q(t-1) | D | Q(t) |
|-----|--------|---|------|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

Testbench Code

```
testbench.vhd
                                                                             VHDL Testbench
1 -- Testbench for OR gate
2 library IEEE;
 3 use IEEE.STD_LOGIC_1164.ALL;
 4 use IEEE.STD_LOGIC_ARITH.ALL;
 5 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 7 entity DFF_tb is
8 end entity;
 10 architecture tb of DFF_tb is
 11
 12 component DFF is
 13 Port ( D, CLK, RST : in STD_LOGIC;
14 Q, Qb : out STD_LOGIC);
 15 end component;
 16
 17 signal D, CLK, RST, Q, Qb : STD_LOGIC;
 18
 19 begin
 20 uut: DFF port map(
 21 D => D,
 22 CLK => CLK,
 23 RST => RST,
 24 Q => Q,
 25 Qb => Qb);
26
27 Clock: process
 28 begin
 29 CLK <= '0';
 30 wait for 10 ns;
31 CLK <= '1';
 32 wait for 10 ns;
 33 end process;
 34
 35 stim : process
 36 begin
 37
 38 RST <= '0';
 39 D <= '0';
 40 wait for 40 ns;
 41 D <= '1';
 42 wait for 40 ns;
 44 end process;
45 end tb;
```

Source Code

```
design.vhd
         \oplus
1 -- Simple OR gate design
2 library IEEE;
 4 use IEEE.STD_LOGIC_1164.ALL;
 6 use IEEE.STD_LOGIC_ARITH.ALL;
 8 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 10 entity DFF is
 11
 12 Port ( d,clk : in STD_LOGIC;
 13
 14 q,qb : inout STD_LOGIC);
 15
 16 end DFF;
 17
 18 architecture dataflow of DFF is
 19
 20 signal d1,s1,r1:STD_LOGIC;
 21
 22 begin
24 s1 <= d nand clk;
 25
 26 d1 <= d nand d;
 28 r1 <= d1 nand clk;
 30 q <= s1 nand qb;
 32 qb <= r1 nand q;
 33
34 end dataflow;
```

Waveform

