INSTITUTE OF ENGINEERING AND TECHNOLOGY, INDORE



CIRCUIT DESIGN USING HDL (EIR7C4)

(Lab Assignment)

Session (2020-21)

Submitted to:


Dr. Vaibhav Neema

Submitted by

Ayur Sarawgi E&I (7th Sem) Roll no. 17E7013 Enroll no. DE17205

Q. Design of Binary to gray code converter using data flow modelling. Ans.

Circuit of 4 bit binary to gray code converter



Logic used -

GRAY(3) = BIN(3)

GRAY(2) = BIN(3) XOR BIN(2)

GRAY (1) = BIN (2) XOR BIN (1)

GRAY(0) = BIN(1) XOR BIN(0)

Component-

3 XOR gates

Truth Table of Binary to Gray code

BINARY INPUT				GRAY CODE INPUT			
В3	B2	B1	В0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0


Testbench code of 4 bits binary to gray code converter

```
testbench.vhd
           \oplus
 1 -- Code your testbench here
 2 library ieee;
 3 use ieee.std_logic_1164.all;
 5 entity tb is
 6 end tb;
   architecture behavior of tb is
 9
        -- component declaration for the unit under test's (uut)
 10
 11 component bin2gray is
                bin : in std_logic_vector(3 downto 0);
       port(
 12
                g : out std_logic_vector(3 downto 0)
 13
 14
 15 end component;
 16
 17 signal bin,g,bin_out : std_logic_vector(3 downto 0) := (others => '0');
 18
 19 begin
       -- instantiate the unit under test's (uut)
 20
       uut1: bin2gray port map (
 21
              bin => bin,
 22
              g \Rightarrow g
 23
           );
 24
 25
testbench.vhd
             \oplus
              );
 24
 25
        -- stimulus process
 26
        stim_proc: process
 27
        begin
 28
              bin <= "0000";
                                   wait for 10 ns;
 29
                      "0001"
              bin <=
                                 wait for 10 ns;
 30
              bin <= "0010"
                                 wait for 10 ns;
 31
              bin <= "0011":
                                 wait for 10 ns;
 32
              bin <= "0100";
                                   wait for 10 ns;
 33
              bin <= "0101"
                                 wait for 10 ns;
 34
              bin <= "0110"
                                 wait for 10 ns;
 35
              bin <= "0111"
                                 wait for 10 ns:
 36
              bin <= "1000"
                                   wait for 10 ns:
 37
              bin <= "1001"
                                 wait for 10 ns;
 38
              bin <= "1010"
                                 wait for 10 ns;
 39
              bin <= "1011":
                                 wait for 10 ns;
 40
              bin <= "1100":
                                   wait for 10 ns;
 41
              bin <= "1101"
                                 wait for 10 ns;
 42
              bin <= "1110"
                                 wait for 10 ns;
 43
              bin <= "1111":
                                 wait for 10 ns;
 44
           wait:
 45
        end process;
 46
 47
 48 end;
```

Design code of 4 bits binary to gray code converter

```
\Box
design.vhd
    -- Code your design here
 2
 3 LIBRARY ieee;
 4 USE ieee.std_logic_1164.ALL;
 6 entity bin2gray is
            bin : in std_logic_vector(3 downto 0); --binary input
 7 port(
            G : out std_logic_vector(3 downto 0) --gray code output
 8
            );
 10 end bin2gray;
 11
12 architecture gate_level of bin2gray is
 13
14 begin
 15
 16 --xor gates.
 17 G(3) \le bin(3);
18 G(2) \le bin(3) xor bin(2);
 19 G(1) <= bin(2) xor bin(1);
 20 G(0) \le bin(1) xor bin(0);
 21
 22 end;
```

Output of 4 bits binary to gray code converter



Note: To revert to EPWave opening in a new browser window, set that option on your user page.