Contents

eBPF	Instruction Set Specification, v1.0	1
1.1	Documentation conventions	1
1.2	Registers and calling convention	1
1.3	Instruction encoding	1
	1.3.1 Instruction classes	2
1.4	Arithmetic and jump instructions	3
	1.4.1 Arithmetic instructions	3
	1.4.1.1 Byte swap instructions	2
	1.4.2 Jump instructions	5
	1.4.2.1 Helper functions	6
	1.4.2.2 Program-local functions	6
1.5	Load and store instructions	7
	1.5.1 Regular load and store operations	7
	1.5.2 Atomic operations	8
	1.5.3 64-bit immediate instructions	8
	1.5.3.1 Maps	ç
	1.5.3.2 Platform Variables	9
	1.5.4 Legacy BPF Packet access instructions	Ç

1 eBPF Instruction Set Specification, v1.0

This document specifies version 1.0 of the eBPF instruction set.

1.1 Documentation conventions

For brevity, this document uses the type notion "u64", "u32", etc. to mean an unsigned integer whose width is the specified number of bits, and "s32", etc. to mean a signed integer of the specified number of bits.

1.2 Registers and calling convention

eBPF has 10 general purpose registers and a read-only frame pointer register, all of which are 64-bits wide.

The eBPF calling convention is defined as:

- R0: return value from function calls, and exit value for eBPF programs
- R1 R5: arguments for function calls
- R6 R9: callee saved registers that function calls will preserve
- R10: read-only frame pointer to access stack

R0 - R5 are scratch registers and eBPF programs needs to spill/fill them if necessary across calls.

1.3 Instruction encoding

eBPF has two instruction encodings:

- the basic instruction encoding, which uses 64 bits to encode an instruction
- the wide instruction encoding, which appends a second 64-bit immediate (i.e., constant) value after the basic instruction for a total of 128 bits.

The fields conforming an encoded basic instruction are stored in the following order:

```
opcode:8 src_reg:4 dst_reg:4 offset:16 imm:32 // In little-endian BPF.
opcode:8 dst_reg:4 src_reg:4 offset:16 imm:32 // In big-endian BPF.
```

imm

signed integer immediate value

offset

signed integer offset used with pointer arithmetic

src_reg

the source register number (0-10), except where otherwise specified (64-bit immediate instructions reuse this field for other purposes)

dst_reg

destination register number (0-10)

opcode

operation to perform

Note that the contents of multi-byte fields ('imm' and 'offset') are stored using big-endian byte ordering in big-endian BPF and little-endian byte ordering in little-endian BPF.

For example:

Note that most instructions do not use all of the fields. Unused fields shall be cleared to zero.

As discussed below in 64-bit immediate instructions, a 64-bit immediate instruction uses a 64-bit immediate value that is constructed as follows. The 64 bits following the basic instruction contain a pseudo instruction using the same format but with opcode, dst_reg, src_reg, and offset all set to zero, and imm containing the high 32 bits of the immediate value.

This is depicted in the following figure:

Thus the 64-bit immediate value is constructed as follows:

```
imm64 = (next_imm << 32) | imm
```

where 'next_imm' refers to the imm value of the pseudo instruction following the basic instruction. The unused bytes in the pseudo instruction are reserved and shall be cleared to zero.

1.3.1 Instruction classes

The three LSB bits of the 'opcode' field store the instruction class:

	val		
class	ue	description	reference

BPF_LD	0x0 0	non-standard load operations	Load and store instructions
BPF_LD X	0x0 1	load into register operations	Load and store instructions
BPF_ST	0x0 2	store from immediate operations	Load and store instructions
BPF_ST X	0x0 3	store from register operations	Load and store instructions
BPF_AL U	0x0 4	32-bit arithmetic operations	Arithmetic and jump instructions
BPF_JM P	0x0 5	64-bit jump operations	Arithmetic and jump instructions
BPF_JM P32	0x0 6	32-bit jump operations	Arithmetic and jump instructions
BPF_AL U64	0x0 7	64-bit arithmetic operations	Arithmetic and jump instructions

1.4 Arithmetic and jump instructions

For arithmetic and jump instructions (BPF_ALU, BPF_ALU64, BPF_JMP and BPF_JMP32), the 8-bit 'opcode' field is divided into three parts:

4 bits (MSB)	1 bit	3 bits (LSB)
code	source	instruction class

code

the operation code, whose meaning varies by instruction class

source

the source operand location, which unless otherwise specified is one of:

source	value	description	
BPF_K	0x00	use 32-bit 'imm' value as source operand	
BPF_X	0x08	use 'src_reg' register value as source operand	

instruction class

the instruction class (see Instruction classes)

1.4.1 Arithmetic instructions

BPF_ALU uses 32-bit wide operands while BPF_ALU64 uses 64-bit wide operands for otherwise identical operations. The 'code' field encodes the operation as below, where 'src' and 'dst' refer to the values of the source and destination registers, respectively.

code	valu e	description
BPF_AD D	0x00	dst += src
BPF_SU B	0x10	dst -= src
BPF_MU L	0x20	dst *= src

BPF_DIV	0x30	dst = (src != 0) ? (dst / src) : 0	
BPF_OR	0x40	dst = src	
BPF_AN D			
BPF_LS H	0x60	dst <<= (src & mask)	
BPF_RS H	0x70	dst >>= (src & mask)	
BPF_NE G	0x80	dst = -src	
BPF_MO D	0x90	dst = (src != 0) ? (dst % src) : dst	
BPF_XO 0xa0 dst ^= src		dst ^= src	
BPF_MO V	0xb0	dst = src	
BPF_AR SH	0xc0	sign extending dst >>= (src & mask)	
BPF_EN D	0xd0	byte swap operations (see Byte swap instructions below)	

Underflow and overflow are allowed during arithmetic operations, meaning the 64-bit or 32-bit value will wrap. If eBPF program execution would result in division by zero, the destination register is instead set to zero. If execution would result in modulo by zero, for BPF_ALU64 the value of the destination register is unchanged whereas for BPF_ALU the upper 32 bits of the destination register are zeroed.

```
BPF_ADD | BPF_X | BPF_ALU means:
```

```
dst = (u32) ((u32) dst + (u32) src)
```

where '(u32)' indicates that the upper 32 bits are zeroed.

BPF ADD | BPF X | BPF ALU64 means:

```
dst = dst + src
```

BPF_XOR | BPF_K | BPF_ALU means:

```
dst = (u32) dst ^ (u32) imm32
```

BPF_XOR | BPF_K | BPF_ALU64 means:

```
dst = dst ^ imm32
```

Also note that the division and modulo operations are unsigned. Thus, for BPF_ALU, 'imm' is first interpreted as an unsigned 32-bit value, whereas for BPF_ALU64, 'imm' is first sign extended to 64 bits and the result interpreted as an unsigned 64-bit value. There are no instructions for signed division or modulo.

Shift operations use a mask of 0x3F (63) for 64-bit operations and 0x1F (31) for 32-bit operations.

1.4.1.1 Byte swap instructions

The byte swap instructions use an instruction class of BPF_ALU and a 4-bit 'code' field of BPF_END.

The byte swap instructions operate on the destination register only and do not use a separate source register or immediate value.

The 1-bit source operand field in the opcode is used to select what byte order the operation convert from or to:

source	value	description	
BPF_TO_LE	0x00	convert between host byte order and little endian	
BPF_TO_B E	0x08	convert between host byte order and big endian	

The 'imm' field encodes the width of the swap operations. The following widths are supported: 16, 32 and 64. Examples:

BPF_ALU | BPF_TO_LE | BPF_END with imm = 16 means:

```
dst = htole16(dst)
```

BPF_ALU | BPF_TO_BE | BPF_END with imm = 64 means:

dst = htobe64(dst)

1.4.2 Jump instructions

BPF_JMP32 uses 32-bit wide operands while BPF_JMP uses 64-bit wide operands for otherwise identical operations. The 'code' field encodes the operation as below:

code	va Iu e	s r c	description	notes
BPF_ JA	0x 0	0 x 0	PC += offset	BPF_JMP only
BPF_ JEQ	0x 1	a n y	PC += offset if dst == src	
BPF_ JGT	0x 2	a n y	PC += offset if dst > src	unsigned
BPF_ JGE	0x 3	a n y	PC += offset if dst >= src	unsigned
BPF_ JSET	0x 4	a n y	PC += offset if dst & src	
BPF_ JNE	0x 5	a n y	PC += offset if dst != src	
BPF_ JSGT	0x 6	a n y	PC += offset if dst > src	signed

BPF_ JSGE	0x 7	a n y	PC += offset if dst >= src	signed
BPF_ CALL	0x 8	0 x 0	call helper function by address	see Helper functions
BPF_ CALL	0x 8	0 x 1	call PC += offset	see Program-local functions
BPF_ CALL	0x 8	0 x 2	call helper function by BTF ID	see Helper functions
BPF_ EXIT	0x 9	0 x 0	return	BPF_JMP only
BPF_ JLT	0x a	a n y	PC += offset if dst < src	unsigned
BPF_ JLE	0x b	a n y	PC += offset if dst <= src	unsigned
BPF_ JSLT	0x c	a n y	PC += offset if dst < src	signed
BPF_ JSLE	0x d	a n y	PC += offset if dst <= src	signed

The eBPF program needs to store the return value into register R0 before doing a BPF_EXIT.

Example:

```
BPF_JSGE | BPF_X | BPF_JMP32 (0x7e) means:
```

```
if (s32)dst s>= (s32)src goto +offset
```

where 's>=' indicates a signed '>=' comparison.

1.4.2.1 Helper functions

Helper functions are a concept whereby BPF programs can call into a set of function calls exposed by the underlying platform.

Historically, each helper function was identified by an address encoded in the imm field. The available helper functions may differ for each program type, but address values are unique across all program types.

Platforms that support the BPF Type Format (BTF) support identifying a helper function by a BTF ID encoded in the imm field, where the BTF ID identifies the helper name and type.

1.4.2.2 Program-local functions

Program-local functions are functions exposed by the same BPF program as the caller, and are referenced by offset from the call instruction, similar to <code>BPF_JA</code>. A <code>BPF_EXIT</code> within the program-local function will return to the caller.

1.5 Load and store instructions

For load and store instructions (BPF_LD, BPF_LDX, BPF_ST, and BPF_STX), the 8-bit 'opcode' field is divided as:

3 bits (MSB)	2 bits	3 bits (LSB)
mode	size	instruction class

The mode modifier is one of:

mode modifier	val ue	description	reference
BPF_IMM	0x 00	64-bit immediate instructions	64-bit immediate instructions
BPF_ABS	0x 20	legacy BPF packet access (absolute)	Legacy BPF Packet access instructions
BPF_IND	0x 40	legacy BPF packet access (indirect)	Legacy BPF Packet access instructions
BPF_MEM	0x 60	regular load and store operations	Regular load and store operations
BPF_ATOMI C	0x c0	atomic operations	Atomic operations

The size modifier is one of:

size modifier	value	description
BPF_W	0x00	word (4 bytes)
BPF_H	0x08	half word (2 bytes)
BPF_B	0x10	byte
BPF_DW	0x18	double word (8 bytes)

1.5.1 Regular load and store operations

The BPF_MEM mode modifier is used to encode regular load and store instructions that transfer data between a register and memory.

```
BPF_MEM | <size> | BPF_STX means:
```

```
*(size *) (dst + offset) = src
```

BPF_MEM | <size> | BPF_ST means:

```
*(size *) (dst + offset) = imm32
```

BPF_MEM | <size> | BPF_LDX means:

```
dst = *(size *) (src + offset)
```

Where size is one of: BPF_B, BPF_H, BPF_W, or BPF_DW.

1.5.2 Atomic operations

Atomic operations are operations that operate on memory and can not be interrupted or corrupted by other access to the same memory region by other eBPF programs or means outside of this specification.

All atomic operations supported by eBPF are encoded as store operations that use the BPF_ATOMIC mode modifier as follows:

- BPF_ATOMIC | BPF_W | BPF_STX for 32-bit operations
- BPF ATOMIC | BPF DW | BPF STX for 64-bit operations
- 8-bit and 16-bit wide atomic operations are not supported.

The 'imm' field is used to encode the actual atomic operation. Simple atomic operation use a subset of the values defined to encode arithmetic operations in the 'imm' field to encode the atomic operation:

imm	value	description
BPF_ADD	0x00	atomic add
BPF_OR	0x40	atomic or
BPF_AND	0x50	atomic and
BPF_XOR	0xa0	atomic xor

BPF_ATOMIC | BPF_W | BPF_STX with 'imm' = BPF_ADD means:

```
*(u32 *)(dst + offset) += src
```

BPF_ATOMIC | BPF_DW | BPF_STX with 'imm' = BPF ADD means:

```
*(u64 *)(dst + offset) += src
```

In addition to the simple atomic operations, there also is a modifier and two complex atomic operations:

imm	value	description
BPF_FETCH	0x01	modifier: return old value
BPF_XCHG	0xe0 BPF_FETCH	atomic exchange
BPF_CMPXCHG	0xf0 BPF_FETCH	atomic compare and exchange

The BPF_FETCH modifier is optional for simple atomic operations, and always set for the complex atomic operations. If the BPF_FETCH flag is set, then the operation also overwrites src with the value that was in memory before it was modified.

The BPF XCHG operation atomically exchanges src with the value addressed by dst + offset.

The BPF_CMPXCHG operation atomically compares the value addressed by dst + offset with R0. If they match, the value addressed by dst + offset is replaced with src. In either case, the value that was at dst + offset before the operation is zero-extended and loaded back to R0.

1.5.3 64-bit immediate instructions

Instructions with the BPF_IMM 'mode' modifier use the wide instruction encoding defined in Instruction encoding, and use the 'src' field of the basic instruction to hold an opcode subtype.

The following table defines a set of BPF_IMM | BPF_DW | BPF_LD instructions with opcode subtypes in the 'src' field, using new terms such as "map" defined further below:

	ор	s			
	CO	r		imm	
opcode construction	de	С	pseudocode	type	dst type

BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 0	dst = imm64	integer	integer
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 1	dst = map_by_fd(imm)	map fd	map
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 2	<pre>dst = map_val(map_by_fd(imm)) + next_imm</pre>	map fd	data pointer
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 3	dst = var_addr(imm)	variable id	data pointer
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 4	dst = code_addr(imm)	integer	code pointer
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 5	dst = map_by_idx(imm)	map index	map
BPF_IMM BPF_DW BPF_LD	0x1 8	0 x 6	dst = map_val(map_by_idx(imm)) + next_imm	map index	data pointer

where

- map_by_fd(imm) means to convert a 32-bit file descriptor into an address of a map (see Maps)
- map by idx(imm) means to convert a 32-bit index into an address of a map
- map_val(map) gets the address of the first value in a given map
- var addr(imm) gets the address of a platform variable (see Platform Variables) with a given id
- code_addr(imm) gets the address of the instruction at a specified relative offset in number of (64-bit) instructions
- the 'imm type' can be used by disassemblers for display
- the 'dst type' can be used for verification and JIT compilation purposes

1.5.3.1 Maps

Maps are shared memory regions accessible by eBPF programs on some platforms. A map can have various semantics as defined in a separate document, and may or may not have a single contiguous memory region, but the 'map_val(map)' is currently only defined for maps that do have a single contiguous memory region.

Each map can have a file descriptor (fd) if supported by the platform, where 'map_by_fd(imm)' means to get the map with the specified file descriptor. Each BPF program can also be defined to use a set of maps associated with the program at load time, and 'map_by_idx(imm)' means to get the map with the given index in the set associated with the BPF program containing the instruction.

1.5.3.2 Platform Variables

Platform variables are memory regions, identified by integer ids, exposed by the runtime and accessible by BPF programs on some platforms. The 'var_addr(imm)' operation means to get the address of the memory region identified by the given id.

1.5.4 Legacy BPF Packet access instructions

eBPF previously introduced special instructions for access to packet data that were carried over from classic BPF. However, these instructions are deprecated and should no longer be used.