

EEE 304 (January 2024)

Digital Electronics Laboratory

Final Project Report

Section: B1 Group: 04

FPGA-Based Home Automation System

Course Instructors:

Nafis Sadik, Lecturer

H M Tahmeed-Ul-Islam, Part-Time Lecturer

Signature of Instructor: _____

Academic Honesty Statement:

IMPORTANT! Please carefully read and sign the Academic Honesty Statement, below. Type the student ID and name, and put your signature. *You will not receive credit for this project experiment unless this statement is signed in the presence of your lab instructor.*

"In signing this statement, We hereby certify that the work on this project is our own and that we have not copied the work of any other students (past or present), and cited all relevant sources while completing this project. We understand that if we fail to honor this agreement, We will each receive a score of ZERO for this project and be subject to failure of this course."

Signature: _____

Full Name: Md.Nasimul Islam Nayem

Student ID: 2006067

Signature: _____

Full Name: Fariha Noor

Student ID: 2006078

Signature: _____

Full Name: A.J.A. Jubayer Talukder

Student ID: 2006081

Signature: _____

Full Name: Sudipto Sarkar Joy

Student ID: 2006082

Signature: _____

Full Name: Azwad Jahin Ifat

Student ID: 2006085

Table of Contents

1	Abstract.....	1
2	Introduction.....	1
3	Design	3
3.1	Identification of scope.....	3
3.2	Literature Review	6
3.3	Design Method.....	7
3.4	Full Source Code of Firmware.....	7
4	Implementation	15
4.1	Description.....	15
4.2	Experiment and Data Collection.....	16
4.3	Data Analysis.....	17
4.4	Results.....	17
5	Design Analysis and Evaluation	17
5.1	Novelty.....	17
5.2	Design Considerations	17
5.3	Investigations	19
5.3.1	Literature Review.....	19
5.4	Limitations of Tools.....	20
5.5	Impact Assessment.....	21
5.5.1	Assessment of Societal and Cultural Issues	21
5.5.2	Assessment of Health and Safety Issues	21
5.5.3	Assessment of Legal Issues	21
5.6	Sustainability and Environmental Impact Evaluation.....	21
5.7	Ethical Issues	21
6	Reflection on Individual and Team work.....	22
6.1	Individual Contribution of Each Member.....	22
6.2	Mode of TeamWork.....	22
6.3	Diversity Statement of Team	22
6.4	Log Book of Project Implementation	22
7	Communication	23
7.1	Executive Summary	23
7.2	User Manual	23

8	Project Management and Cost Analysis	24
8.1	Bill of Materials	24
9	Future Work.....	24
10	References	24

1 Abstract

In today's fast-paced world, smart home technology has emerged as a key solution for enhancing comfort, convenience, and energy efficiency. Our project, "**FPGA-Based Home Automation System**," presents an innovative approach to transforming traditional homes into intelligent and adaptive living spaces. The system focuses on delivering a hands-free, efficient, and user-friendly method for controlling home appliances such as lighting and ventilation. While the features of **Infrared (IR) sensors** for human presence detection and **temperature sensors** for environmental monitoring have been implemented, they are executed **through algorithms** rather than physical sensors.

To enhance security, we have also incorporated a **password-protected system** to control access to the automation features, ensuring only authorized users can operate the devices.

Instead of using conventional microcontrollers, we leverage **Field-Programmable Gate Array (FPGA)** technology as the central controller due to its versatility, scalability, and ability to function as both a controller and processor. This approach allows us to simulate and manage multiple monitorable devices efficiently through algorithmic implementation. The FPGA-based system offers a robust platform for future scalability, making it an ideal solution for modern home automation needs.

This project highlights the potential of FPGA technology to revolutionize smart home systems by delivering reliable, secure, adaptive, and efficient automation without relying on extensive physical components

2 Introduction

In an era where technology is seamlessly integrating into everyday life, smart home automation has emerged as a cornerstone for achieving energy efficiency, comfort, and convenience. Our **FPGA-Based Home Automation System** is a testament to this fusion of advanced technology with practical applications, offering an intelligent and automated solution to manage lighting and climate control within homes.

The system is designed to optimize energy consumption while enhancing the overall living experience. By utilizing **Field-Programmable Gate Array (FPGA)** technology, we provide a robust and scalable platform that efficiently controls lighting and fan operations based on environmental conditions and human occupancy.

Key Features of the System

1. **Entrance and Lighting Control:** Gate will open and corridor lights will turn on for 10 seconds as correct password is given. Then the lights will turn on automatically when a person enters a room and turn off when the room is empty.
2. **Fan Control:** The fan will activate when the room temperature exceeds a preset threshold (30°C) and adjust speed based on the number of occupants.
3. **Occupancy Tracking:** The system will track the number of people in a room to optimize lighting and ventilation control.
4. **Zero-Human State:** When all occupants leave the room, the system resets itself, turning off both lights and fans and resetting the occupancy counter to zero

3 Design

3.1 Identification of scope:

The primary goal is to address inefficiencies in traditional home automation systems such as delayed responses, lack of scalability, and limited adaptability. Key problems include:

- Energy wastage due to non-responsive or mismanaged systems.
- Inability to handle real-time data efficiently from multiple sensors.
- Limited customization for user-specific requirements.

The FPGA-based approach aims to overcome these issues through real-time processing, high customization, and scalability. The scope includes designing a system that integrates the following features:

- **Lighting Control:** Automating lights based on occupancy using IR sensors, with the potential to adjust brightness or on/off states dynamically.
- **Climate Control:** Monitoring room temperature using an NTC thermistor to operate fans or HVAC systems efficiently.
- **Occupancy Management:** Implementing FPGA-based counter logic to track the number of individuals in a room, ensuring accurate system responses even during multiple simultaneous entries and exits.

These features focus on creating a responsive and energy-efficient environment while enhancing user convenience.

3.2 Literature Review :

The adoption of **Field Programmable Gate Arrays (FPGAs)** in home automation has garnered significant attention due to their inherent flexibility, parallel processing capabilities and adaptability to real-time applications. This literature review explores various aspects of FPGA-based home automation systems, highlighting the integration of sensors, control logic, and advanced functionalities for efficient automation.

FPGA as a Central Controller

FPGAs serve as an ideal choice for central controllers in automation systems due to their high-speed processing and reconfigurability. Unlike microcontrollers or microprocessors, FPGAs can execute multiple tasks concurrently, making them suitable for real-time applications where precise timing and rapid response are critical. According to research, FPGAs outperform traditional processors in tasks involving parallel processing and decision-making, enabling more robust and scalable automation solutions. This flexibility allows designers to integrate custom control logic tailored to specific automation requirements.

Sensor Integration for Smart Automation

The integration of sensors into FPGA-based systems is pivotal for implementing intelligent automation. Infrared (IR) sensors, widely used for motion and presence detection, enable automated lighting control by detecting human activity. Studies indicate that IR sensors, when paired with FPGAs, ensure rapid and accurate responses to environmental changes, enhancing energy efficiency. Similarly, temperature sensors such as Negative Temperature Coefficient (NTC) thermistors play a crucial role in climate control. These sensors provide real-time data to the FPGA, which processes it to control devices like fans or air conditioners, ensuring a comfortable indoor environment.

Occupancy Tracking with FPGA Logic

A novel aspect of FPGA-based home automation is the use of counter logic to track the number of occupants in a room. Occupancy tracking ensures that automation systems respond appropriately to varying numbers of individuals. For instance, the FPGA can adjust lighting intensity or fan speed based on the room's occupancy. Research highlights the importance of such logic in reducing energy wastage while maintaining user comfort. FPGA-based counters offer high reliability and precision, even in scenarios involving multiple simultaneous entries and exits.

Advantages of FPGA-Based Systems

Compared to traditional automation systems, FPGA-based solutions offer several advantages:

1. **Customization and Scalability:** FPGAs allow developers to modify control logic without changing the hardware, making it easier to expand functionalities as needed.
2. **Energy Efficiency:** By integrating sensor data and precise control mechanisms, FPGAs minimize energy consumption while maintaining optimal performance.
3. **Real-Time Processing:** The parallel nature of FPGA architecture enables real-time processing of sensor inputs, ensuring immediate responses to environmental changes.
4. **Robustness:** FPGA-based systems are known for their high reliability in managing complex operations without significant latency.


Challenges and Considerations

While FPGAs offer numerous advantages, their implementation in home automation is not without challenges. The initial cost of FPGA boards and the complexity of designing and programming FPGA logic can be barriers for widespread adoption. Additionally, integrating multiple sensors and peripherals requires careful design to avoid resource contention and ensure seamless communication within the system.


3.3 Design Method

1. The system will utilize an **FPGA board** as the central controller, leveraging its versatility and processing power to manage various tasks.
2. **IR sensors** will be used to detect human presence and trigger lighting control actions.
3. A **temperature sensor (NTC thermistor)** will monitor room temperature and control fan operation.
4. A **counter** variable will be implemented in the FPGA logic to keep track of the number of occupants, ensuring appropriate system responses even with multiple entries and exits.

System Flowchart




IR Sensor Function (Entering)




01	02	03	04	05
Idle State	Entry Detected	Interim Transition	Confirming Entry	Room State
Both sensors inactive, system idle	ir1 active, ir2 inactive, entry started	Both sensors active, person between sensors	ir1 inactive, ir2 active, person entering	ir1 inactive, ir2 inactive, person fully entered

IR Sensor Function (Leaving)



Timing diagram



3.4 Full Source Code of Firmware

Verilog Code:

```
module fan_light_pass2 (
    input ir1, ir2, ntc, // IR sensors and temperature sensor
    input clk, reset, // Clock and reset signals
    input [3:0] password, // 4-bit password input
    output reg fan, led, // Fan and LED outputs
    output reg [3:0] an, // Digit enable for 7-segment displays
    output reg [6:0] seg,
    output reg dp,
    inout LED_COM, // Common for 7-segment display
    output reg gate_open, // Gate control
    output reg corridor_light // Corridor light control
);
```

```

);
assign LED_COM = 1; // Keep LED_COM high

// Define the correct password
parameter [3:0] CORRECT_PASSWORD = 4'b1010;

// Timer for gate and light control
reg [19:0] timer; // Reduced width to save resources
reg [3:0] seconds_remaining;

// PWM signals for different speeds
wire speed25, speed50, speed75, speed100;

// Instantiate PWM and clock modules for fan speed control
simple_pwm25 m1 (clk, speed25); // 25% duty cycle PWM
simple_clk_div m2 (clk, speed50); // 50% duty cycle clock divider
simple_pwm75 m3 (clk, speed75); // 75% duty cycle PWM
assign speed100 = 1; // 100% duty cycle (always on)

// Fan control logic based on count_net and ntc sensor
always @(*) begin
    if (ntc) begin
        case (count_net)
            4'd0: fan = 0; // Fan off if no one is present
            4'd1, 4'd2, 4'd3: fan = speed25; // Low speed for 1-3 people
            4'd4, 4'd5, 4'd6: fan = speed50; // Medium speed for 4-6 people
            4'd7, 4'd8: fan = speed75; // High speed for 7-8 people
            default: fan = speed100; // Maximum speed for 9+ people
        endcase
    end else fan = 0; // Turn off fan if ntc is off
end

reg [3:0] count_in, count_out;
reg [3:0] count_net;
reg [31:0] dummy1, dummy2;

// State definitions for entry and exit
localparam Idle = 2'b00, Entry = 2'b01, Interim1 = 2'b10, Room = 2'b11;
localparam Idle1 = 2'b00, Exit = 2'b01, Interim2 = 2'b10, Out = 2'b11;

//localparam duration = 32'd6392500;
localparam duration = 32'd100;

// Entry logic state machine
reg [1:0] Entrance;

always @(posedge clk) begin
    if (reset) begin
        Entrance <= Idle;
        count_in <= 0;
        dummy1 <= 32'd0;
    end else begin
        dummy1 <= dummy1 + 32'd1;
        case (Entrance)
            Idle: if (~ir1 && ir2) Entrance <= Entry; // Transition to Entry if ir1 is inactive and ir2 is active
            Entry: if (~ir1 && ~ir2) Entrance <= Interim1; // Both IR sensors inactive
            Interim1: if (ir1 && ~ir2) begin // Exiting entry state when ir1 becomes active
                Entrance <= Room;
                if (dummy1 >= duration) begin
                    count_in <= count_in + 1; // Count an entry
                    dummy1 <= 0; // Reset dummy1 after counting
                end
            end
            Room: if (ir1 && ir2) Entrance <= Idle; // Return to Idle state
        endcase
    end
end
end

```

```

// Exit logic state machine
reg [1:0] ExitOut;

always @(posedge clk) begin
    if (reset) begin
        ExitOut <= Idle1;
        count_out <= 0;
        dummy2 <= 32'd0;
    end else begin
        dummy2 <= dummy2 + 32'd1;
        case (ExitOut)
            Idle1: if (ir1 && ~ir2) ExitOut <= Exit; // Transition to Exit if ir1 is active and ir2 is inactive
            Exit: if (~ir1 && ~ir2) ExitOut <= Interim2; // Both IR sensors inactive
            Interim2: if (~ir1 && ir2) begin // Exiting exit state when ir2 becomes active
                ExitOut <= Out;
                if (dummy2 >= duration) begin
                    count_out <= count_out + 1; // Count an exit
                    dummy2 <= 0; // Reset dummy2 after counting
                end
            end
            Out: if (ir1 && ir2) ExitOut <= Idle1; // Return to Idle state
        endcase
    end
end

// Calculate net count of people in the room
always @(*) count_net = count_in - count_out;

always @(*) led=(count_net>0)?1:0;

// Gate and corridor light control with password check
always @(posedge slow_clk or posedge reset) begin
    if (reset) begin
        gate_open <= 0;
        corridor_light <= 0;
        timer <= 0;
        seconds_remaining <= 0;
    end else begin
        if (password == CORRECT_PASSWORD) begin
            gate_open <= 1;
            corridor_light <= 1;
            timer <= 20'd5000000; // Reduced timer to fit resources
            seconds_remaining <= 10; // Start countdown
        end else if (timer >= 0) begin
            timer <= timer - 1;
            if (timer[19:0] % 100000 == 0 && seconds_remaining > 0)
                seconds_remaining <= seconds_remaining - 1;
            if (timer == 0) begin
                gate_open <= 0;
                corridor_light <= 0;
            end
        end
    end
end

// Simplified 7-segment control and digit multiplexing
reg [3:0] current_digit;
reg [1:0] mux_sel; // Selector for multiplexing

always @(posedge slow_clk or posedge reset) begin
    if (reset) begin
        mux_sel <= 0;
        an <= 4'b1111; // Disable all digits
    end else begin
        mux_sel <= mux_sel + 1; // Cycle through the displays
        case (mux_sel)
            2'b00: begin
                an <= 4'b1000; // Activate first digit of people count
            end
        endcase
    end
end

```

```

        current_digit <= count_net; // Display people count
    end
    2'b01: begin
        an <= 4'b1010; // Activate second digit for timer
        current_digit <= seconds_remaining-1; // Display timer
    end
    default: an <= 4'b1111; // Disable all digits (fallback)
endcase
end
end

// Segment decoding (BCD to seven-segment logic)
always @(*) begin
    case (current_digit)
        4'b0000: seg = 7'b1111110; // 0
        4'b0001: seg = 7'b0110000; // 1
        4'b0010: seg = 7'b1101101; // 2
        4'b0011: seg = 7'b1111001; // 3
        4'b0100: seg = 7'b0110011; // 4
        4'b0101: seg = 7'b1011011; // 5
        4'b0110: seg = 7'b1011111; // 6
        4'b0111: seg = 7'b1110000; // 7
        4'b1000: seg = 7'b1111111; // 8
        4'b1001: seg = 7'b1111011; // 9
        default: seg = 7'b0000000; // Blank
    endcase
end

// Decimal point control (optional)
always @(*) dp = 1'b0; // Turn off decimal point

// Simplified clock divider for 7-segment multiplexing
reg [7:0] clk_div;
wire slow_clk = clk_div[7];

always @(posedge clk or posedge reset) begin
    if (reset)
        clk_div <= 16'b0;
    else
        clk_div <= clk_div + 1;
end
endmodule

// Simple PWM Modules for Different Speeds
module simple_pwm25 (input clk, output reg pwm_out);
    reg [7:0] cnt; // 8-bit counter
    always @(posedge clk) begin
        cnt <= cnt + 1;
        pwm_out <= (cnt < 64); // 25% duty cycle
    end
endmodule

module simple_pwm75 (input clk, output reg pwm_out);
    reg [7:0] cnt; // 8-bit counter
    always @(posedge clk) begin
        cnt <= cnt + 1;
        pwm_out <= (cnt < 192); // 75% duty cycle
    end
endmodule

module simple_clk_div (input clk, output reg clk_final);
    reg [15:0] counter = 0;
    always @(posedge clk) begin
        counter <= counter + 1;
        clk_final <= (counter < 32768); // 50% duty cycle
    end
endmodule

```

4 Implementation


4.1 Description

The implementation of the **FPGA-Based Home Automation System** combines algorithmic logic with FPGA technology to deliver a highly efficient, scalable, and secure solution. By simulating sensor functionalities and integrating advanced features like occupancy tracking and password protection, we have successfully created a smart system that optimizes energy usage and enhances user convenience. The final product meets the objectives of comfort, sustainability, and automation in a modern living environment

4.2 Experiment and Data Collection

Procedure:

1. **Setup FPGA:** Install the FPGA development environment and connect the FPGA board to the computer.
2. **Design FPGA Logic:** Implement logic for occupant counting, lighting control, fan control based on temperature, and password validation.
3. **Write and Compile Code:** Develop and compile Verilog/VHDL code for the system's logic and load the bitstream onto the FPGA.
4. **Testing:** Test the system by simulating occupancy, temperature changes, and entering passwords to verify correct operation.
5. **Final Integration:** Perform full system testing to ensure accurate lighting, fan control, and secure password functionality



Person entering



Idle state
NTC Active(1)



IR1 Active (0)
IR2 Inactive (1)



IR1 Active (0)
IR2 Active (0)



IR1 Inactive (1)
IR2 Active(0)
Person detected

Fan control



IR1 inactive (1)
IR2 inactive(1)
NTC Active(1)



NTC inactive (0)

Person leaving



Idle state
NTC detected



IR2 detected




IR1 detected



IR2 not detected
Person detected

Password for gate and corridor light control



Password
0100

10 sec after password entry



4.3 Data Analysis

The FPGA-based system demonstrated high accuracy and reliability across all functionalities. The occupant counter accurately tracked entries and exits, ensuring proper lighting control. Fan activation and deactivation were consistently triggered at the set temperature threshold. The password system functioned as intended, granting or denying access correctly for valid and invalid inputs, with a response time of less than 1 second. The system handled simultaneous inputs and frequent changes without errors, showcasing robust performance. Overall, the system achieved its objectives with precise operation and quick responsiveness, making it suitable for real-time applications.

4.4 Results

The FPGA-based system successfully implemented automated lighting and fan control with a secure password mechanism. The occupant counter accurately tracked entries and exits, ensuring the lights turned on when the room was occupied and off when empty. The fan reliably activated when the temperature exceeded the set threshold and deactivated when it fell below, demonstrating precise temperature monitoring. The password validation system consistently granted or denied access based on correct or incorrect inputs, with no observed failures. The system exhibited quick response times for all operations, with negligible delays, and performed reliably under multiple test scenarios, including frequent entries, temperature fluctuations, and rapid password attempts. These results confirm the system's effectiveness in achieving its intended functionality.

5 Design Analysis and Evaluation

5.1 Novelty

Our project focuses on a Smart Home Automation System using Verilog code deployed on an FPGA board. Unlike prior projects that emphasized physical hardware integration, our approach highlights the software-based simulation and validation of automated processes. Key features include:

- **Password Protection System:** A security feature implemented to restrict unauthorized access. Users must input a correct password to enter the home.
- **Human Presence Detection:** Lights and fans are controlled based on room occupancy.
- **Corridor Light Activation:** A corridor light turns on upon entry and remains active for 10 seconds before turning off automatically.
- **Temperature Regulation:** The fan activates automatically when the temperature exceeds a preset threshold.
- **Energy Optimization:** Resources are turned off automatically when the room becomes empty, thereby minimizing energy wastage.

5.2 Design Considerations

The system design is based on finite state machines (FSMs) programmed in Verilog. The following design conditions were considered:

Inside Room:

- Initial State: Light and fan remain off.
- Human Entry:
 - ✚ Password verification is required for access.
 - ✚ Upon successful entry, the corridor light activates and remains on for 10 seconds.
 - ✚ Light turns on in the room.
 - ✚ Fan turns on if the temperature $> 30^{\circ}\text{C}$.
 - ✚ A counter variable increments to track the number of occupants.
- Human Exit:
 - ✚ The counter decrements.
 - ✚ If counter = 0: Light and fan turn off.

Password Protection System:

- ✚ A password input module checks for correct user credentials.
- ✚ If the password is correct, the system grants access and triggers the corridor light.
- ✚ If the password is incorrect, access is denied, and no further operations occur.

Corridor Light Activation:

- ✚ The corridor light activates immediately after successful password verification and entry detection.
- ✚ It turns off automatically after 10 seconds using a timer-based delay mechanism.

Outside Room:

- 🌈 Human Entry: Simulated lights respond to object detection logic.
- 🌈 Delay Mechanism: Light turns off after a 10-second timer upon human exit.

5.3 Investigations

5.3.1 Literature Review

Our investigation included analyzing FPGA-based automation systems, Verilog implementations, and password protection systems. Research showed that FPGA provides significant advantages, including:

- High-speed parallel processing.
- Low latency response compared to microcontroller-based systems.

Additionally, incorporating password security aligns with modern home automation requirements for enhanced safety.

5.3.2 Experiment Design

The design and testing process for the system was divided into the following stages:

- 1. FPGA and Verilog Implementation:**
 - Development of FSMs to control the lights, fans, and corridor light.
 - Implementation of a password verification module for entry access.
- 2. Simulation Environment:**
 - Simulating the 10-second corridor light delay and temperature-controlled fan operation.
- 3. FPGA Deployment:**
 - Uploading the synthesized code to the FPGA board.
- 4. Validation:**
 - Checking response to simulated conditions:
 - Password verification.
 - Corridor light activation delay.
 - Object entry/exit.
 - Temperature thresholds for fan control.

5.3.3 Data Analysis and Interpretation

5.4 Limitations of Tools

While focusing solely on the FPGA and Verilog code implementation, we identified the following limitations:

- **Lack of Hardware Integration:** Physical sensors (e.g., IR or temperature sensors) and

keypads were not interfaced.

- **Simulation Dependency:** Behavior was validated only in simulation environments.
- **Precision Timing:** Timing accuracy relied on clock signal configurations rather than real-world sensor delays.

5.5 Impact Assessment

5.5.1 Assessment of Societal and Cultural Issues

Our FPGA-based design aligns with energy efficiency goals and enhances home security through password protection. However, future implementation in real-world systems should consider:

- **Accessibility:** Ensure the system is user-friendly for individuals with disabilities.
- **Cultural Sensitivity:** Adapt password input interfaces and user controls for diverse cultural preferences.
- **Privacy:** Protect data collected by the system to ensure occupant security and prevent unauthorized access.

5.5.2 Assessment of Health and Safety Issues

Although hardware integration was not implemented, considerations for future deployments include:

- **Electrical Safety:** Proper wiring for FPGA and components.
- **Temperature Control:** Accurate fan activation to prevent overheating.
- **Password Accuracy:** Ensuring that the password verification system is secure and error-free to prevent access failures or breaches.

5.5.3 Assessment of Legal Issues

Future implementation must comply with product safety and data protection standards, ensuring reliability and security for practical use.

5.6 Ethical Issues

The project prioritizes energy efficiency and security through password protection while considering ethical concerns such as data privacy, algorithm fairness, and environmental impact. Future work must integrate robust security measures and sustainable practices to enhance its practicality and ethical integrity.

6 Reflection on Individual and Team work

6.1 Individual Contribution of Each Member

Md. Nasimul Islam Nayem

➤ **ID: 2006067**

- 🔧 Managed the overall project tasks and timeline to ensure smooth progress.
- 🔧 Assisted in debugging the Verilog code to identify and resolve errors effectively.

Fariha Noor

➤ **ID: 2006078**

- 🔧 Coordinated ideas and ensured alignment of project objectives across the team.
- 🔧 Designed the Finite State Machines (FSMs) for implementing system logic.

A.J.A. Jubayer Talukder

➤ **ID: 2006081**

- 🔧 Contributed to the creation of FSMs for the automation system.
- 🔧 Implemented Verilog code for various modules, ensuring functional correctness.

Sudipto Sarkar Joy

➤ **ID: 2006082**

- 🔧 Actively participated in debugging the Verilog code to enhance system performance.
- 🔧 Managed organizational aspects of the project to maintain team efficiency.

Azwad Jahin Ifat

➤ **ID: 2006085**

- 🔧 Implemented Verilog code to bring the designed FSMs and features to life.
- 🔧 Coordinated ideas, contributing significantly to the project's conceptualization and refinement.

6.2 Mode of Team Work

Our project was completed through collaborative effort, where each member played a crucial role to achieve success. The key phases of teamwork included:

1. Idea Generation and Coordination

- Fariha Noor and Azwad Jahin Ifat facilitated brainstorming sessions, ensuring clarity of objectives and system features.

2. FSM Design

- Fariha Noor and Jubayer Talukder created the finite state machines that served as the backbone of the automation system.

3. Verilog Code Implementation

- Jubayer Talukder and Azwad Jahin Ifat implemented the FSM logic and other modules in Verilog.

4. Debugging and Code Optimization

- Nasimul Islam Nayem and Sudipto Sarkar Joy focused on identifying and fixing bugs to ensure flawless operation.

5. Management and Coordination

- Nasimul Islam Nayem and Sudipto Sarkar Joy took responsibility for organizing tasks, managing time, and ensuring all project milestones were met.

6.3 Diversity Statement of Team

"Our team embraces diversity and cultivates an inclusive environment where a variety of perspectives and backgrounds enhance collaboration, inspire innovation, and contribute to the success of our project."

6.4 Log Book of Project Implementation

Date	Milestone Achieved	Team Role	Comments
25.09.2024	Idea Finalization & Task Distribution	Whole team discussion in lab	Project plan finalized
02.10.2024	FSM Design & Initial Verilog Code Development	Team designed FSM and started coding	Basic FSM blocks created
09.10.2024	Code Implementation & Debugging	Team members implemented and debugged the code	Initial errors identified and resolved
16.10.2024	Simulation and Validation	Team validated project features via simulations	Simulation results matched expectations
23.10.2024	Report Writing Initiation	Team started working on report draft	Preliminary report sections drafted

30.10.2024	Code Optimization & Feature Enhancement	Team fine-tuned the code and added extra features	Code performance improved
06.11.2024	Report Writing & Presentation Preparation	Team worked together to write the report and slides	Draft finalized and reviewed
13.11.2024	Internal Review and Testing	Team conducted internal testing and feedback review	Minor bugs resolved, system verified
20.11.2024	Final Simulation and Validation	Team validated all project features and performance	System performance met final requirements
27.11.2024	Report Finalization	Team finalized the report and presentation materials	Report ready for submission

7 Communication

7.1 Executive Summary

A dedicated student team has developed an FPGA-based home automation system, showcasing innovative features like IR sensor-driven lighting control, temperature-regulated fan operation, and a secure password mechanism. By integrating advanced logic for occupancy tracking, the system ensures efficient resource utilization and enhances energy management. This project, akin to modern smart home technologies, reflects the team's commitment to exploring FPGA capabilities and contributing to smarter living solutions. Their focus on inclusivity and innovation sets a strong foundation for future advancements in intelligent home automation.

7.2 User Manual

1. Install the FPGA development software (Quartus) and connect the FPGA board to the computer using a USB cable.
2. Upload the Verilog code for occupant counting, lighting control, fan control based on temperature, and password validation,
3. Compile the code and run it.
4. Give appropriate bit sequence inputs to check occupancy changes, temperature fluctuations, and entering various passwords to verify functionality.

8 Project Management and Cost Analysis

Effective project management was central to our success. We employed agile methodologies, ensuring regular team meetings, task tracking, and adapting to evolving project needs. Clear roles and responsibilities promoted collaboration, keeping us on track and focused.

And our project's cost analysis encompassed only FPGA development board, which was available at the laboratory for project purpose.

8.1 Bill of Materials

FPGA board was taken from the laboratory, so no extra expenditure occurred from our end.

9 Future Work

- **Voice Recognition:** Integrating voice control capabilities would allow for hands-free operation of the system.
- **Mobile App Integration:** Developing a mobile app would enable users to remotely monitor and control the system from their smartphones or tablets.
- **Security Enhancements:** Adding security features like intrusion detection and notification systems would enhance home safety.

10 References

1. <https://ieeexplore.ieee.org/document/7453813>
2. <https://www.ijert.org/home-automation-through-fpga-controller>
3. https://www.researchgate.net/publication/313386108_IOT_based_home_automation_using_FPGA
4. <https://ieeexplore.ieee.org/document/9845625>

YouTube Link of the demonstration of the project:

 <https://youtu.be/kKojmWgY1q4>

Github link of the uploaded code: