

```

1. /*
2.      Name the gates, switches and clocks.
3.      Number of inputs and outputs
4.      does not need to be defined for DTTYPE
5. */
6.
7. DEVICES D1:DTYPE,
8.         D2:DTYPE,
9.         N1:NAND 2,
10.        C1:CLOCK 8, # Period is a power of 2
11.        S1:SWITCH 0,
12.        S2:SWITCH 1,
13.        S3:SWITCH 0 ;
14.
15. /* connect inputs and outputs */
16. CONNECT S1 > D1.SET,
17.           S1 > D2.SET,
18.           S2 > D1.DATA,
19.           S3 > D1.CLEAR,
20.           S3 > D2.CLEAR,
21.
22.           C1 > D1.CLK,
23.           C1 > D2.CLK,
24.
25.           D1.Q > D2.DATA,
26.           D2.Q > N1.I1,
27.           D2.QBAR > N1.I2 ;
28.
29. /* monitor certain signals */
30. MONITOR D1.QBAR,
31.           N1 ;
32.
33. END

```




Figure 1: Visual logic circuit design for EBNF (example one) (1)

```

2.
1. /* This configuration is a full-adder */
2
3 /* name all devices */
4 DEVICES X1:XOR,
5     X2:XOR,
6     A1:AND 2,
7     A2:AND 2,
8     N01:NOR 2,
9     O1:OR 2,
10    S1:SWITCH 1,
11    S2:SWITCH 1,
12    S3:SWITCH 0 ;
13
14 /* connect inputs and outputs */
15 CONNECT S1 > X1.I1,
16     S1 > A1.I1,
17     S2 > X1.I2,
18     S2 > A1.I2,
19     S3 > X2.I2,
20     S3 > A2.I2,
21     X1 > X2.I1,
22     X1 > A2.I1,
23     X2 > N01.I1,
24     A1 > O1.I1,
25     A2 > O1.I2,
26     O1 > N01.I2 ;
27
28 /* monitor particular signals */
29 MONITOR X2, # this is the summer bit
30     O1, # this is the carry bit
31     N01 ;
32
33 END

```





Figure 2: Visual logic circuit design for EBNF (example two) (1)



Instructions to run GUI

1. Git clone repository
2. Navigate to appropriate directory (cd ./logsim)
3. Run simulations for example EBNF text files by running command “python logsim.py test_adder.txt” or command “python logsim.py test_flip_flop.txt” in terminal
4. GUI opens