




POWER STAGE PCB NOTES

1. 72V single-channel PDLC H-Bridge Power St
2. Use 2-layer PCB minimum; 2 oz copper prefe
3. Keep +72V_HV, PGND_CH0, OUT_A, OUT_B, PDLC_A and PDLC
4. Place C13, C14, C15 and R31 close to Q1-4
5. Keep IRS2104 drivers close to MOSFET gate
6. Keep HO/LO gate traces short and away from OUT.
7. Route R9 current sense using Kelvin trace
8. Keep PGND_CH0 separate from logic GND except at R9
9. Place L1, L2, C10 and J9 near the PDLC output
10. J9 must connect to filtered nodes PDLC_A / P
11. Keep at least 1.5 mm clearance around 72V and swi
12. Verify XT60H-F connector footprint with actual part before

power stage net

logic carrier net

